



# SPECIFICATION FOR APPROVAL

Title

(	<b>♦</b>	)	Final	Spec	ific	atio	n
---	----------	---	-------	------	------	------	---

1			
BUYER	General	SUPPLIER	LG Display Co., Ltd.
MODEL		*MODEL	LP133WF6

<sup>\*</sup>When you obtain standard approval, please use the above model name without suffix

SPK2

13.3" FHD TFT LCD

Suffix

APPROVED BY SIGNATURE

/
/
/
/
/

Please return 1 copy for your confirmation with your signature and comments.

APPROVED BY	SIGNATURE			
REVIEWED BY	·			
	. <u></u>			
PREPARED BY				
Products Engineering Dept. LG Display Co., Ltd				



# **Contents**

RE	CORD OF REVISIONS	3
1.	GENERAL DESCRIPTION	4
2.	ABSOLUTE MAXIMUM RATINGS	5
3.	ELECTRICAL SPECIFICATIONS	6
	3-1. LCD ELECTRICAL CHARACTREISTICS	6
	3-2. LED BACKLIGHT ELECTRICAL CHARACTREISTICS	7
	3-3. INTERFACE CONNECTIONS	8
	3-4. eDP SIGNAL TIMING SPECIFICATION	10
	3-5. SIGNAL TIMING SPECIFICATIONS	14
	3-6. SIGNAL TIMING WAVEFORMS	14
	3-7. COLOR INPUT DATA REFERENCE	
	3-8. POWER SEQUENCE	16
4.	Touch Specifications	16
	4-1. General Specifications	
	4-2. Power Sequence for Touch	18
5.	OPTICAL SPECIFICATIONS	19
6.	MECHANICAL CHARACTERISTICS	22
7.	RELIABLITY	25
8.	INTERNATIONAL STANDARDS	26
	8-1. SAFETY	26
	8-2. ENVIRONMENT	26
9.	PACKING	27
	9-1. DESIGNATION OF LOT MARK	27
	9-2. PACKING FORM	28
	9-3. PACKING ASSEMBLY	29
10.	PRECAUTIONS	31
APF	PENDIX A. LGD PROPOSAL FOR SYSTEM COVER DESIGN	33
APF	PENDIX B. LGD PROPOSAL FOR eDP INTERFACE DESIGN GUIDE	43
APF	PENDIX C. ENHANCED EXTENDED DISPLAY IDENTIFICAION DATA	51
APF	PENDIX D. LGD Proposal for Measurement Method (Thickness / Bracket Height / etc)	54




## **Record of Revisions**

Revision No	Revision Date	Page	Before	After	EDID version
0.0	Feb. 20. 2018	All	First Draft (Preliminary Specification)	-	-
0.1	May. 18. 2018	9	Input/output signal : TBD	Add resistor value	0.0
		23	Active area tolerance : ±0.3	±0.15	
		27	Label information : TBD	Add label	
0.2	Sep. 05. 2018	51~53	EDID (Dell Rev. code : X00)	EDID (Dell Rev. code : X10)	0.1
		8	Pin No. 40 : TP_RST	Pin No. 40 : NC reserved	
		17	Firmware : TBD	Firmware : V02.00	
0.3	Dec. 20. 2018	17	Firmware : V02.00	Firmware : V02.18	
		19	Color coordinate : TBD	Update color coordinate	
		23~24	-	Update with final drawing	
		51~53	EDID (Dell Rev. code : X10)	EDID (Dell Rev. code : X20)	0.2
1.0	Jan. 18. 2019	-	Final specification		
		18	T7 : 700ms	T7 : 1100ms Delete 'Modern Stanby Resume Time : Min. TBD msec'	
		33~42	-	Update LGD PROPOSAL FOR SYSTEM COVER DESIGN	
		51~53	EDID (Dell Rev. code : X20)	EDID (Dell Rev. code : A00)	
1.1	Feb. 12. 2019	17	Firmware 02.18	Firmware 02.20	
1.2	Oct. 07. 2019	51~53	EDID  1)Years of manufacture: 2018  2) Color coordination (Rx/Ry: 0627 / 0.317, Gx/Gy: 0.280 / 0.616, Bx/ By: 0.153 / 0.047)  3) Dell Rev. code: A00	EDID  1) Years of manufacture: 2019 2) Color coordination (Rx/Ry: 0640 / 0.330, Gx/Gy: 0.308 / 0.605, Bx/ By: 0.150/ 0.055) 3) Dell Rev. code: A01	



#### 1. General Description

The LP133WF6 is a Color Active Matrix Liquid Crystal Display with Advanced In-cell Touch System. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. This TFT-LCD has 13.3 inches diagonally measured active display area with FHD resolution (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot, thus, presenting a palette of more than 16,777,216 colors. The LP133WF6 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP133WF6 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the subpixels, the LP133WF6 characteristics provide an excellent flat display for office automation products such as Notebook PC.



#### **General Features**

Active Screen Siz	ze	13.3 inches diagonal					
Outline Dimensio	n	300.26 (H, Typ.) × 177.55 (V, Typ.) X 2.4 (D, Max.) [mm] (W/ FPC Folding)					
Pixel Pitch		0.153mm x 0.153mm					
Pixel Format		1920 horiz. by 1080 ve	rt. Pixels RGB strip a	rrangement			
Color Depth		8-bit, 16,777,216 colors	3				
Luminance, White	е	300cd/m <sup>2</sup> (Typ.)					
Power Consumpt	tion	Total 4.2W (Max.) Logic: 1.1W (Max. @ Mosaic), B/L: 3.1W (Max.)					
Weight		203g (Max.)					
Display Operating	g Mode	Normally black					
Surface Treatme	nt	Anti Glare treatment of the front Polarizer					
RoHS Compliand	е	Yes					
BFR / PVC / As	Free	Yes for all					
eDP version(Tco	n)	eDP1.3					
DPCD version		Ver1.2					
PSR	MBO	sDRRS	SSC	NVSR	G-sync or Free sync		
Support	Not suppo	rt Support	support	Not support	Not support		

Note: Based on system condition(PSR support/PSR none support), EEPROM data should be changed.

Ver. 1.2 Oct. 07, 2019 4 / 54



## 2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.


**Table 1. ABSOLUTE MAXIMUM RATINGS** 

Parameter	Symbol	Val	ues	Units	Notes	
Parameter	Symbol	Min	Max	Ullits		
Power Input Voltage	VCC	-0.3	4.0	V <sub>DC</sub>	at 25 ± 2°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Тѕт	-20	60	°C	1,2	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1,2	

Note: 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39°C Max, and no condensation of water.

Note: 2. Storage Condition is guaranteed under packing condition.



Dry Bulb Temperature [℃]



## 3. Electrical Specifications


#### 3-1. LCD Electrical Characteristics

Table 2. LCD ELECTRICAL CHARACTERISTICS


Parameter		Symbol	Values			l lmi4	Notes	
Parameter	Symbol	Min	Тур	Max	Unit	Notes		
VCC Power Supply Input Voltage		Vcc	3.0	3.3	3.6	V	1	
VCC Permissive Power Supply Input Ri	pple	Vccrp	-	-	100	$mV_{p-p}$		
VCC Power Supply Input Current	Mosaic	Icc	-	283	312	mA		
VCC Power Supply Input Current	Red	Icc	-	314	345	mA	2	
VCC Power Consumption	Pcc	-	0.94	1.03	W			
VCC Power Supply Inrush Current		ICC_P	-	-	1.5	Α	3	
VTSP Power Supply Input Voltage		VTSP	3.0	3.3	3.6	V	1	
VTSP Permissive Power Supply Input I	VTSPrp	-	-	200	mV <sub>p-p</sub>			
VTSP Power Supply Input Current	ITSP	-	20	22	mA	2		
VTSP Power Consumption	PTSP	-	0.065	0.072	W			
Differential Impedance		ZeDP	90	100	110	Ω		

#### Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25  $^{\circ}$ C, fv = 60Hz
- 2. The specified  $I_{CC}$  current and power consumption are under the  $V_{CC}$  = 3.3V , 25  $^{\circ}$ C, fv = 60Hz condition and Mosaic pattern.



3. The  $\ensuremath{V_{\text{CC}}}$  rising time is same as the minimum of T1 at Power on sequence.






### 3-2. LED Backlight Electrical Characteristics

Table 3. LED B/L ELECTRICAL CHARACTERISTICS

_				Values			
Para	meter	Symbol	Min	Тур	Max	Unit	Notes
LED Power Input Vol	tage	VLED	5.0	12.0	21.0	V	1
LED Power Input Cui	rent	ILED	-	254	258	mA	2
LED Power Consump	otion	PLED	-	3.05	3.10	W	2
LED Power Inrush Current		ILED_P	-	-	1.5	Α	3
PWM Duty Ratio			5	-	100	%	4
PWM resolution	PWM resolution		10			Bit	5
PWM Jitter			0	-	0.05	%	6
PWM Frequency		Fрwм	200	-	1000	Hz	
DIA/NA	High Level Voltage	V <sub>PWM_H</sub>	2.5	-	3.6	V	
PWM	Low Level Voltage	$V_{PWM\_L}$	0	-	0.3	V	
LED EN	High Voltage	VLED_EN_H	2.5	-	3.6	V	
LED_EN	Low Voltage	VLED_EN_L	0	-	0.3	V	
Life Time			15,000	-	-	Hrs	8

#### Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 ℃.
- 2. The current and power consumption with LED Driver are under the  $V_{LED} = 12.0 \text{V}$ ,  $25\,^{\circ}\text{C}$ , PWM Duty 100% and White pattern with the normal frame frequency operated(60Hz).
- 3. The  $V_{\text{LED}}$  rising time is same as the minimum of T13 at Power on sequence.



- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. 10bit resolution means it's possible to change PWM duty by 0.1% step. (8bit operated by 0.4% step)
- 6. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 7. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 8. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.

Ver. 1.2 Oct. 07, 2019 7 / 54



## 3-3. Interface Connections

Table 4. MODULE CONNECTOR PIN CONFIGURATION (CN1)

Pin	Symbol	Description	Notes
1	DBC_EN	DBC Enable (Active high)	
2	GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	GND	High Speed Ground	
12	VCC	LCD logic and driver power	[Connector]
13	VCC	LCD logic and driver power	I-PEX, 20696-040E
14	BIST	LCD logic and driver power	(40pin, 0.4pitch)
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	Built-In Self Test (active high)	
18	BL_GND	LED Backlight ground	[Connector pin arrangement]
19	BL_GND	LED Backlight ground	Pin 40 Pin 1
20	BL_GND	LED Backlight ground	
21	BL_GND	LED Backlight ground	
22	BL ENABLE	LED Backlight control on/off control	
23	BL PWM	System PWM signal input for dimming	
24	NC Reserved	Reserved for LCD manufacture's use	
25	NC Reserved	Reserved for LCD manufacture's use	
26	VLED	LED Backlight power (12V Typical)	
27	VLED	LED Backlight power (12V Typical)	[LGD P-Vcom using information]
28	VLED	LED Backlight power (12V Typical)	1. Pin for P-Vcom : #24, #25
29	VLED	LED Backlight power (12V Typical)	2. P-Vcom Address : 0101000x
30	NC Reserved	Reserved for LCD manufacture's use	
31	NC	NC Reserved	
32	NC	NC Reserved	
33	GND	Ground	
34	VTSP	Touch panel power supply(3.3V)	
35	VTSP	Touch panel power supply(3.3V)	
36	Touch_EN  Touch_EN  Touch Enable (High-Z: Enable[Pull-up 3.3V at LCM Side], Low : Disa		
37	TP_SCL	I2C Clock (Touch), [Pull-up 3.3V at LCM Side]	
38	TP_SDA	I2C Data (Touch), [Pull-up 3.3V at LCM Side]	
39	TP_INT	I2C Interrupt Signal (Touch), [Pull-up 3.3V at LCM Side]	
40	NC	NC Reserved	
\/or	4.0	Oct 07 2019	8 / 54



## 3-3-1. Input/output signal circuit

Figure1.HPD Output circuit is as below




Figure2.BL PWM input circuit is as below




Figure 3.BL Enable input circuit is as below




Figure 4.BIST input circuit is as below





Figure 5.DBC input circuit is as below




Ver. 1.2 Oct. 07, 2019 9 / 54




## 3-4. eDP Signal Timing Specifications

## 3-4-1. Definition of Differential Voltage



## 3-4-2. Main Link EYE Diagram



		[ EYE Ma			[ EYE M	ask				
ı		Reduced Bit Rate		High Bit Rate			Point	Reduced B		
	Point	Time(UI)	Voltage(V)	Time(UI)	me(UI) Voltage(V)		FOILIT	Time(UI)	V	
		Tillie(OI)	voltage(v)	Tillie(OI)	voltage(v)		1	0.375		
	1	0.127	0.000	0.210	0.000		2	0.500		
	2	0.291	0.160	0.355	0.140		3	0.625		
	3	0.500	0.200	0.500	0.175		4	0.500		
		0.000	0.200	0.000	0.170		[ EYE Mask \			
	4	0.709	0.200	0.645	0.175		[ E I E Maok V			
	5	0.873	0.873 0.000	0.790	0.000		Daint	Reduced B		
	3	0.073	0.000	0.750	0.000		Point	Time (LII)	1/	

-0.175

-0.175

-0.140

0.645

0.500

0.355

[ EYE Mask Vertices at Source Connector Pins ]

-0.200

-0.200

-0.160

6

7

8

0.709

0.500

0.291

٧	olts	1 <			3
	0.0	0.1 0.2 0	3 0.4 0.5	0.6 0.7 0	.8 0.9 1.0
	0.0		UI ask at Sink C		
	Daint	Reduce	d Bit Rate	High	Bit Rate
	Point	Time(UI)	Voltage(V)	Time(UI)	Voltage(V)

Doint	Reduce	d Bit Rate	High	Bit Rate		
Point	Time(UI)	Voltage(V)	Time(UI)	Voltage(V)		
1	0.375	0.000	0.246	0.000		
2	0.500	0.023	0.500	0.075		
3	0.625	0.000	0.755	0.000		
4	0.500	-0.023	0.500	-0.075		

[ EYE Mask Vertices at Sink Connector Pins ]


Doint	Reduce	d Bit Rate	High	Bit Rate
Point	Time(UI)	Voltage(V)	Time(UI)	Voltage(V)
1	0.270	0.000	0.246	0.000
2	0.500	0.068	0.500	0.075
3	0.731	0.000	0.755	0.000
4	0.500	-0.068	0.500	-0.075

[ EYE Mask Vertices at embedded DP Sink Connector Pins ]

Ver. 1.2 Oct. 07, 2019 10 / 54



## 3-4-3. eDP Main Link Signal




Parameter	Symbol	Min	Тур	Max	Unit	Notes
Unit Interval for high bit rate (2.7Gbps / lane)	UI_HBR	. / (	370	-	ps	
Unit Interval for reduced bit rate (1.62Gbps / lane)	UI_RBR	<b>V</b> .	617	-	ps	
Link Clock Down Spreading	Amplitude	0	-	0.5	%	
Link Clock Down Spreading	Frequency	30		33	kHz	
Differential peak-to-peak voltage	N/	350	-	-	\/	For HBR(2.7Gbps)
at Source side connector	V <sub>TX-DIFFp-p</sub>	400	-	-	mV	For RBR(1.62Gbps)
EYE width	_	0.58	-	-	UI	For HBR(2.7Gbps)
at Source side connector	T <sub>TX-EYE-CONN</sub>	0.75	-	-	UI	For RBR(1.62Gbps)
Differential peak-to-peak voltage	.,	150	-	-	\/	For HBR(2.7Gbps)
at Sink side connector	V <sub>RX-DIFFp-p</sub>	136	-	-	mV	For RBR(1.62Gbps)
EYE width	_	0.51	-	-	UI	For HBR(2.7Gbps)
at Sink side connector	T <sub>RX-EYE-CONN</sub>	0.46	-	-	UI	For RBR(1.62Gbps)
Rx DC common mode voltage	V <sub>RX CM</sub>	0	-	1.0	V	
AC Coupling Capacitor	C <sub>SOURCE—ML</sub>	75		200	nF	Source side

#### Note)

- 1. Termination resistor is typically integrated into the transmitter and receiver implementations.
- 2. AC Coupling Capacitor is not placed at the sink side.
- 3. In cabled embedded system, it is recommended the system designer ensure that EYE width and voltage are met at the sink side connector pins.



## 3-4-4. eDP AUX Channel Signal




Parameter	Symbol	Min	Тур	Max	Unit	Notes
AUX Unit Interval	UI	0.4	-	0.6	us	
AUX Jitter at Tx IC Package Pins	т	-	ı	0.04	UI	Equal to 24ns
AUX Jitter at Rx IC Package Pins	T <sub>jitter</sub>	-	ı	0.05	UI	Equal to 30ns
AUX Peak-to-peak voltage at Connector Pins of Receiving		0.39	-	1.38	V	
AUX Peak-to-peak voltage at Connector Pins of Transmitting	V <sub>AUX-DIFFp-p</sub>	0.36	-	1.36	V	
AUX EYE width at Connector Pins of Tx and Rx		0.98	-	-	UI	
AUX DC common mode voltage	V <sub>AUX-CM</sub>	0	-	1.0	V	
AUX AC Coupling Capacitor	C <sub>SOURCE-AUX</sub>	75		200	nF	Source side

#### Note)

- 1. Termination resistor is typically integrated into the transmitter and receiver implementations.
- 2. AC Coupling Capacitor is not placed at the sink side.
- 3.  $V_{AUX-DIFFp-p} = 2^* \mid V_{AUXP} V_{AUXN} \mid$



### 3-4-5. eDP HPD Signal



Parameter	Symbol	Min	Тур	Max	Unit	Notes
HPD Voltage		2.25	7-1-	3.6	V	Sink side Driving
Hot Plug Detection Threshold	HPD	2.0	<i>J.</i> \	-	V	Source side Detecting
Hot Unplug Detection Threshold		-	-	0.8	V	Source side Detecting
HPD_IRQ Pulse Width	HPD_IRQ	0.5	-	1.0	ms	
HPD_TimeOut		2.0	-	-	ms	HPD Unplug Event

#### Note)

- HPD IRQ: Sink device wants to notify the Source device that Sink's status has changed so it toggles HPD line, forcing the Source device to read its Link / Sink Receiver DPCD field via the AUX-CH
- 2. HPD Unplug: The Sink device is no longer attached to the Source device and the Source device may then disable its Main Link as a power saving mode
- 3. Plug / Re-plug: The Sink device is now attached to the Source device, forcing the Source device to read its Receiver capabilities and Link / Sink status Receiver DPCD fields via the AUX-CH



### 3-5. Signal Timing Specifications


This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

**ITEM Symbol** Min Unit Note Typ Max **DCLK** 138.65 Frequency MHz  $f_{CLK}$ 2078 2080 2082 Period  $t_{HP}$ 32 32 32 Hsync Width  $t_{WH}$  $t_{CLK}$ Width-Active 1920  $t_{WHA}$ 1108 1111 1114 Period  $t_{VP}$ Vsync Width 5 5 5  $t_{WV}$  $t_{HP}$ Width-Active 1080  $t_{WVA}$ 80 78 82 Horizontal back porch  $t_{HBP}$  $t_{CLK}$ 48 48 48 Horizontal front porch Data  $t_{HFP}$ Enable 23 20 24 Vertical back porch  $t_{VBP}$  $t_{HP}$ 3 3 5 Vertical front porch t<sub>V/FP</sub>

**Table 4. TIMING TABLE** 

**Notice.** all reliabilities are specified for timing specification based on refresh rate of 60Hz. However, LP133WF6 has a good actual performance even at lower refresh rate (e.g. 40Hz or 50Hz) for power saving Mode, whereas LP133WF6 is secured only for function under lower refresh rate. 60Hz at Normal mode, 50Hz, 40Hz at Power save mode. Don't care Flicker level, Touch Report Rate (Power save mode).

## 3-6. Signal Timing Waveforms






## 3-7. Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 5. COLOR DATA REFERENCE

											ı	npı	ıt Co	olor	Dat	a									
	Color				RE	ΞD							GRI	EEN	I						BL	UE			
	,0.01	MS	B					L	SB	MS							SB	MS	В					L	SB
	T	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RED																									
	RED (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
GREEN																									
	GREEN (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE					-																				
	BLUE (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1





#### Table 6 POWER SEQUENCE TABLE

				Iak	DIE 6. POWER SE	MOLINCE	IADLL				
Compleal	Required	Lin	nits	l luita	Natas	Cumbal	Required	Lin	nits	Units	Notes
Symbol	Ву	Min	Max	Units	Notes	Symbol	Ву	Min	Max	Units	Notes
T <sub>1</sub>	Source	0.5	10	ms	-	T <sub>12</sub>	Source	500	_	ms	VESA recommend
T <sub>2</sub>	Sink	0	200	ms	-	12	Jource	300	_	1113	Min 500ms
T <sub>3</sub>	Sink	0	200	ms	-	T <sub>13</sub>	Source	0.5	10	ms	-
T <sub>4</sub>	Source	-	-	ms	-	T <sub>14</sub>	Source	0.5	10	ms	-
T <sub>5</sub>	Source	-	-	ms	-	T <sub>15</sub>	Source	10	-	ms	-
T <sub>6</sub>	Source	-	-	ms	-	T <sub>16</sub>	Source	10	-	ms	-
T <sub>7</sub>	Sink	0	50	ms	-	T <sub>17</sub>	Source	0	-	ms	-
T <sub>8</sub>	Source	_	-	ms	5	T <sub>18</sub>	Source	0	-	ms	-
T <sub>9</sub>	Source	_	_	ms	6	T <sub>19</sub>	Source	0.5	10	ms	-
		_		1113	0	T <sub>20</sub>	Source	70	-	ms	-
T <sub>10</sub>	Source	-	500	ms		T <sub>21</sub>	Source	0	-	ms	-
T <sub>11</sub>	Source	-	10	ms	-	T <sub>22</sub>	Source	0.5	10	ms	-

- Note) 1. Do not insert the mating cable when system turn on.
  - 2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"
  - 3. Video Signal, LED\_EN and PWM need to be on pull-down condition on invalid status.
  - 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of Video Signal turn on.
  - 5. Driving signal of B/L must be "On" after normal video signal (Normal operating data from source) input.
  - 6. B/L driving must be "Off" before normal signal (Normal operating data from source) finish.



## 4. Touch Specifications


## 4-1. General Specifications

The contents provide general characteristics for the model LP133WF6.

		Item	Spec	Notes
		System	Self Capacitive type	
	Mult	ti Touch Points	10 points	
	Act	ive touch area	Same as LCD A/A	
	0	Type.	Advanced In-Cell Touch	
	Sensor	Sensor Channel Pitch	3.52mm (X) x 3.67mm(Y)	
General		IC	SW42101A	Siliconworks
Specification		Firmware	02.20	
	Touch IC Information	Slave Address	0x10	
	- Internation	PID	8001	
		VID	1FD2	
	Number	of Sensor Channel	84ea (X) x 45ea (Y)	
		Interface	HID over I2C	


#### 4-2. Electrical Characteristics

Itam	Symbol			Value			Notes
Item			Min.	Тур.	Max	unit	Notes
Input Logical Valtage	TD EN	VIH	2.0		3.9	V	
Input Logical Voltage	TP_EN	VIL	-0.3		0.8	V	
Pull-up resistance (system side)	TP_EN	-	-	N/A	-	kΩ	System Open drain port LCM side Pull-up (3.3V)





## 4-3. Power Sequence for Touch



**Table 9. POWER SEQUENCE TABLE** 

Doromotor		Value		l laita	Notes
Parameter	Min.	Тур.	Max.	Units	Notes
T <sub>1</sub>	0.5	-	10	ms	
T <sub>2</sub>	70	1	-	ms	
T <sub>3</sub>	0.5	ı	10	ms	
T <sub>4</sub>	0.5	ı	10	ms	
T <sub>5</sub>	0	ı	1	ms	
T <sub>6</sub>	0.5	ı	10	ms	
T <sub>7</sub>	1100	ı	-	ms	
T <sub>8</sub>	0	-	-	ms	



## 5. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 20 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\Theta$  equal to  $0^{\circ}$ .

FIG. 1 presents additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

Table 7. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=3.3V, fv=60Hz

						,	,
В	aramatar	Cumbal		Values		Unito	Netes
r	arameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio		CR	500	700	-		1
Surface Lumina	ance, white	L <sub>WH</sub>	255	300	-	cd/m <sup>2</sup>	2
Luminance Variation  Response Time		δ <sub>WHITE (5P)</sub>	-	1.2	1.4	_	3
		δ <sub>WHITE(13P)</sub>	-	1.4	1.6		3
		Tr + Tf	-	25	35	ms	4
1	RED	Rx		0.640			
	RED	Ry		0.330	Typical + 0.03		
	GREEN	Gx		0.308			
Color		Gy	Typical	0.605			_
Coordinates		Bx	- 0.03	0.150			5
	BLUE	Ву		0.055			
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Wx		0.313	]		
	WHITE	Wy		0.329	]		
	x axis, right(Φ=0°)	Θr	80	85	-		
Viewing Angle	x axis, left (Φ=180°)	ΘΙ	80	85	-		6
	у axis, up (Ф=90°)	Θu	80	85	-	Degree	
	y axis, down (Φ=270°)	Θd	80	85	-		
Gray Scale							7



#### Note)

1. It should be measured in the center of screen(1 Point). Contrast Ratio(CR) is defined mathematically as

$$CR = \frac{Surface\ Luminance\ at\ Full\ White\ condition(P1)}{Surface\ Luminance\ at\ Full\ Black\ condition(P1)}$$

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 2.

$$L_{WH} = average\ luminance(P1, P2, P3, P4, P5)$$

3. The variation in surface luminance, The panel total variation ( $\delta$  WHITE) is determined by measuring N at each test position 1 through 13 and then defined as following numerical formula. For more information see FIG 2.

$$\begin{split} \delta_{WHITE(5P)} &= \frac{Maximum\ Luminance(P1, P2, P3, P4, P5)}{Minimum\ Luminance(P1, P2, P3, P4, P5)} \\ \delta_{WHITE(13P)} &= \frac{Maximum\ Luminance(P1, P2,\ \cdots, P12, P13)}{Minimum\ Luminance(P1, P2,\ \cdots, P12, P13)} \end{split}$$

- 4. Response time is the time required for the display to transition from black to white (rise time, Tr) and from white to black (falling time, Tf). For additional information see FIG 3.
- 5. It should be measured in the center of screen (1Point).

  Color coordination must be measured with the equipment which has optical wavelength resolution of under 2nm. (ex. PR670, PR680, CS2000....)
- 6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 7. Gray scale specification

Gray Level	Luminance [%] (Typ)
LO	0.09
L31	0.83
L63	5.4
L95	13.0
L127	23.2
L159	36.9
L191	53.5
L223	73.7
L255	100



#### FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>






FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".







### 6. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP133WF6. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	300.26 ± 0.3 mm			
Outline Dimension	Vertical	177.55 ± 0.5 mm(with FPCB)			
	Thickness (Max.)	2.4 (w/o PCB) / 4.4 (with PCB)			
Upper Polarizer	Horizontal	296.56 ± 0.1 mm			
Dimension	Vertical	168.14 ± 0.1 mm			
Active Display Area	Horizontal	293.76 mm			
Active Display Area	Vertical	165.24 mm			
Weight	203g (Max.)				
Surface Treatment	Anti Glare treatment of the front polarizer				




<FRONT VIEW>

Notes (Measurement method refer to the Appendix D)

- 1) Unit[mm], General tolerance :  $\pm$  0.5mm
- 2) All components of LCM is under upper POL.
- 3) Dimension Measure Tool
  - -. Vernier Caliper : ①~③ /-. Micro meter : ④~⑤








<REAR VIEW>

#### Notes

- 1) Unit[mm], General tolerance :  $\pm$  0.5mm
- 2) LCM Label Information refer to the page 26.





## 7. Reliability

#### Environment test condition

No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C, 240h
2	Low temperature storage test	Ta= -20°C, 240h
3	High temperature operation test	Ta= 50°C, 50%RH, 240h
4	Low temperature operation test	Ta= 0°C, 240h
5	Vibration test (non-operating)	Random, 1.0Grms, 10 ~ 300Hz(PSD 0.0035) 3 axis, 30min/axis
6	Shock test (non-operating)	- No functional or cosmetic defects following a shock to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module - No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6 displays
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr
8	ESD	<ul><li><u>+</u> 8kV for contact discharge</li><li><u>+</u> 15kV for air discharge</li></ul>

#### [ Result Evaluation Criteria ]

- 1. Comparing the initial functional FOS status, there should be no major change which might affect the practical display function when the display reliability test is conducted.
- 2. After conduct reliability tests, LGD guarantees only functional FOS quality.
- 3. In the Reliability Test, Confirm performance after leaving in room temp.
- 4. In the standard condition, there shall be no practical problems that may affect the display function 24 hours later after reliability test. After the reliability test, we can guarantee the product only when the corrosion is causing its malfunction. The corrosion causing no functional defect can not be guaranteed.

Ver. 1.2 Oct. 07, 2019 25 / 54



#### 8. International Standards

### 8-1. Safety

- a) UL 60950-1, Underwriters Laboratories Inc.
   Information Technology Equipment Safety Part 1 : General Requirements.
- b) CAN/CSA-C22.2 No. 60950-1-07, Canadian Standards Association.
  Information Technology Equipment Safety Part 1 : General Requirements.
- c) EN 60950-1, European Committee for Electro technical Standardization (CENELEC). Information Technology Equipment Safety Part 1 : General Requirements.
- d) IEC 60950-1, The International Electro technical Commission (IEC).
  Information Technology Equipment Safety Part 1 : General Requirements

#### 8-2. Environment

a) RoHS, Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011



### 9. Packing

## 9-1. Designation of Lot Mark

#### [ DETAIL INFORMATION OF PPID LABEL AND REVISION CODE ]



#### 1) MFG ID:

It is subject to change with BLU assembly company. Please refer to the below table for detail.

BLU assembly company	MFG ID
NJ Heesung	HMN00
NJ Starion	ZSN00

#### 2) PPID Label Revision:

It is subject to change with Dell event. Please refer to the below table for detail.

Classification	No Change	1st Revision	2nd Revision	•••	9th Revision	•••
SST(WS)	X00	X01	X02	•••	A09	•••
PT(ES)	X10	X11	X12	•••	A19	•••
ST(CS)	X20	X21	X22	•••	A29	•••
XB(MP)	A00	A01	A02		A09	

Country of Origin	Factory ID
CN: China	LGDNJ
KR: Korea	-



a) Lot Mark



A,B,C: SIZE(INCH) D: YEAR

E: MONTH  $F \sim M$ : SERIAL NO.

#### Note

#### 1. YEAR

Year	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
Mark	Α	В	С	D	Е	F	G	Н	J	K

#### 2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

### b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

## 9-2. Packing Form


a) Package quantity in one box: 20ea

b) Box Size: 478 x 365 x 244[mm]




## 9-3. Packing Assembly

■ Ready the EPP Tray, After face up LCM, insert EPP Tray



■ After apply Packing AL Bag, insert paper Box.






## 9-3. Packing Assembly (Pallet)

1. Pallet Ready


2. 3 x 2 x 4 Box Pattern



3. Angle Packing & Taping



4. Banding





#### 10. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

#### 10-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
  Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental
  - to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 10-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :  $V=\pm 200 \text{mV}$ (Over and under shoot voltage)
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 1.2 Oct. 07, 2019 31 / 54



#### 10-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

#### 10-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

#### 10-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 10-6. HANDLING PRECAUTIONS FOR PROTECTION FILM


- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
  - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.


#### 10-7. THE LGD QA RESPONSIBILITY WILL BE AVOIDED IN CASE OF BELOW

- When the customer attaches cover glass on LCM without Supplier's approval.
- (3) When the LCMs were repaired by 3rd party without Supplier's approval.
- (4) When the LCMs were treated like Disassemble and Rework by the Customer and/or Customer's representatives without supplier's approval.


Ver. 1.2 Oct. 07, 2019 32 / 54
































































### **APPENDIX B. LGD Proposal for eDP Interface Design Guide**

# 3 Main Link EYE Diagram





[EYE Diagram]



Point	UI	Voltage (Volts)
1	0.210	0.000
2	0.355	0.140
3	0.500	0.175
4	0.645	0.175
5	0.790	0.000
6	0.645	-0.175
7	0.500	-0.175
8	0.355	-0.140

Volts 188.5ps 3 188.5ps 3 UI


Point	UI	Voltage (Volts)
1	0.246	0.000
2	0.500	0.075
3	0.755	0.000
4	0.500	-0.075

#### [EYE Vertices for TP2 at HBR]

[EYE Vertices for TP3 at HBR]

Define Main Link EYE Diagram should meet TP2 and TP3 point

# 4 Cable Impedance management




Segment	Differential Impedance	Maximum Tolerance		
Fixture	100 Ω			
Connector	100 Ω	+/- 10%		
Wire management	100 Ω			
Cable	100 Ω	+/- 5%		

Define Cable Impedance 100  $\Omega$  +/- 5% (  $95\Omega \sim 105\Omega$  )



### **APPENDIX B. LGD Proposal for eDP Interface Design Guide**




Timing Parameter	Description	Required By	Min	Max
T10	Delay from end of valid video from Source to Power Off	Source	0ms	500ms

<sup>\*</sup> LGD recommend that Source must power off the LCDVCC if Main Link off like below.








[Case2. Close the Lid]

Define

If Main Link off signal from Source, then LCDVCC must be Power Off within T10 period at Non-PSR mode








#### APPENDIX B. LGD Proposal for eDP Interface Design Guide

#### 7 PSR Exit


If link training is not required, the Source must begin transmitting data on the Main Link prior to the wake AUX command which occurs through writing 01h to the SET\_POWER & SET\_DP\_PWR\_VOLTAGE register (DPCD Address 00600h; see DP v1.2a), as illustrated in the upper portion of Figure 6-9. This transmitted data must be a repetition of D10.2 symbols (which is the same as Link Training Pattern 1). Note the requirement above to transmit five repeats of the Idle Pattern after receiving ACK from the Sink.

PSR Exit Link Management with No Link Training



Main Link On

-. The below waveform is the issued case.








Define

If link training is not required, the source must begin transmitting data on the ML prior to the wake AUX wake-up command.








### **APPENDIX B. LGD Proposal for eDP Interface Design Guide**

### 9 PSR Period Issue






- 1. When issue is happened, system go to PSR mode for very short time.
- If PSR active period is shorter than 1frame(16.67ms), T-Con can not go to the standby mode for PSR exit.

Define

When GPU go to the PSR mode, the source must hold the main link off over than 1frame.







# APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 1/3

	Byte	Byte	Field Name and Comments	Value	Value
	( <b>Dec</b> )	(Hex)	Header	(Hex) 00	(Bin) 00000000
	1	01	Header	FF	11111111
	2	02	Header	FF	11111111
de	3	03	Header	FF	11111111
Header	4	04	Header	FF	11111111
Н	5	05	Header	FF	11111111
	6	06	Header	FF	11111111
	7	07	Header	00	00000000
	8	08	ID Manufacture Name LGD	30	00110000
	9	09	ID Manufacture Name	<b>E4</b>	11100100
Vendor / Product EDID Version	10	0A	ID Product Code 05EDh	ED	11101101
ioi	11	0B 0C	(Hex. LSB first )	05	00000101 00000000
endor / Produ EDID Version	13	0D	ID Serial No Optional ("00h" If not used, Number Only and LSB First)  ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
7	14	0E	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
or ID	15	0F	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
ing CD	16	10	Week of Manufacture - Optinal 00 weeks	00	00000000
Ve L	17	11	Year of Manufacture 2019 years	1 <b>D</b>	00011101
	18	12	EDID structure version # = 1	01	00000001
	19	13	EDID revision # = 4	04	00000100
	20	14	Video input Definition = Input is a Digital Video signal Interface, Colo Bit Depth: 8 Bits per Primary Color,	A5	10100101
	20	14	Digital Video Interface Standard Supported: DisplayPort is supported		10100101
a.s	21	15	Horizontal Screen Size (Rounded cm) = 29 cm	1 <b>D</b>	00011101
la) ete	22	16	Vertical Screen Size (Rounded cm) = 17 cm	11	00010001
isp am	23	17	Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example:(2.2*100)-100=120	<b>78</b>	01111000
Display Parameters	24	18	Feature Support [Display Power Management(DPM): Standby Mode is supported, Suspend Mode is not supported, Active Off = Very Low Power is supported, Supported Color Encoding Formats: RGB 4:4:4 & YCrCb 4:4:4 (Other Feature Support Flags: No_sRGB, Preferred Timing Mode, No_Display is continuous frequency (Multi-mode_Base EDID and Extension Block).]	EA	11101010
	25	19	Red/Green Low Bits (RxRy/GxGy)	EC	11101100
	26	1A	Blue/White Low Bits (BxBy/WxWy)	85	10000101
	27	1B	Red X $Rx = 0.640$	<b>A3</b>	10100011
lor	28	1C	Red Y   Ry = 0.330	54	01010100
Co	29	1D	Green X $Gx = 0.308$	<b>4E</b>	01001110
Panel Color Coordinates	30	1E	Green Y Gy = $0.605$	9B	10011011
an 700	31	1F	Blue X $Bx = 0.150$	26	00100110
P	32	20	Blue Y By = $0.055$	0E	00001110
	33	21	White X $Wx = 0.313$	50	01010000
	34	22	White Y $Wy = 0.329$	54	01010100
q	35	23	Established timing 1 (Optional_00h if not used)	00	00000000
lishe ings	36	24	Established timing 2 (Optional_00h if not used)	00	00000000
Established Timings	37	25	Manufacturer's timings ( Optional_00h if not used)	00	0000000
1					00000001
	38	26 27	Standard timing ID1 ( Optional_01h if not used) Standard timing ID1 ( Optional_01h if not used)	01	00000001
	40	28	Standard timing ID1 ( Optional_01h if not used) Standard timing ID2 ( Optional_01h if not used)	01 01	00000001
	41	29	Standard timing ID2 (Optional_OH i not used)	01	00000001
	42	2A	Standard timing ID3 (Optional_01h if not used)	01	00000001
Su	43	2B	Standard timing ID3 (Optional_01h if not used)	01	00000001
ni	44	2C	Standard timing ID4 (Optional_01h if not used)	01	00000001
Tü	45	2D	Standard timing ID4 ( Optional_01h if not used)	01	00000001
Standard Timing ID	46	2E	Standard timing ID5 ( Optional_01h if not used)	01	00000001
	47	2F	Standard timing ID5 ( Optional_01h if not used)	01	00000001
	48 49	30 31	Standard timing ID6 ( Optional_01h if not used) Standard timing ID6 ( Optional_01h if not used)	01	00000001 00000001
St	50	32	Standard timing ID6 (Optional_Oth if not used) Standard timing ID7 (Optional_Oth if not used)	01 01	00000001
	51	33	Standard timing ID7 ( Optional_01h if not used)	01	00000001
	52	34	Standard timing ID8 ( Optional_01h if not used)	01	00000001
	53	35	Standard timing ID8 ( Optional_01h if not used)	01	00000001



# APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 2/3

	Byte	Byte	Field Name and Comments	Value	Value
	( <b>Dec</b> )	(Hex) 36	Pixel Clock/10,000 (LSB) 138.7 MHz @ 60 Hz	(Hex)	(Bin) 00101001
	55	37	Pixel Clock/10,000 (LSB) 138.7 MHz @ 00 Hz	29 36	00101001
	56	38	Horizontal Active (HA) (lower 8 bits) 1920 pixels	80	10000000
	57	39	Horizontal Blanking (HB) (lower 8 bits)  160 pixels	A0	10100000
	58	3A	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	70	01110000
- 1	59	3B	Vertical Avtive (VA)  1080 lines	38	00111000
Timing Descriptor #1	60	3C	Vertical Blanking (VB) (DE Blanking typ.for DE only panels)  31 lines	1F	00011111
ota.	61	3D	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	40	01000000
cri	62	3E	Horizontal Front Porch in pixels (HF) (lower 8 bits)  48 pixels	30	00110000
es es	63	3F	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits) 32 pixels	20	00100000
g L	64	40	Vertical Front Porch in lines (VF): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 lines: 5 lines	35	00110101
· ii	65	41	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
<u>in</u>	66	42	Horizontal Vedio Image Size (mm) (lower 8 bits) 294 mm	26	00100110
1	67	43	Vertical Vedio Image Size (mm) (lower 8 bits) 165 mm	A5	10100101
	68	44	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	71	47	Non-Interlace, Normal display, no stereo, Digital Separate [ Vsync_NEG, Hsync_POS (outside of V-sync) ]	1A	00011010
	72	48	Pixel Clock/10,000 (LSB) 110.9 MHz @ 48 Hz	54	01010100
	73	49	Pixel Clock/10,000 (MSB)	2B	00101011
	74	4A	Horizontal Active (HA) (lower 8 bits) 1920 pixels	80	10000000
	75	4B	Horizontal Blanking (HB) (lower 8 bits) 160 pixels	A0	10100000
	76	4C	Horizontal Active (HA) / Horizontal Blanking (HB) (upper 4:4bits)	70	01110000
27	77	4D	Vertical Avtive (VA) 1080 lines	38	00111000
# <b>.</b>	78	4E	Vertical Blanking (VB) (DE Blanking typ.for DE only panels)  31 lines	1F	00011111
pto	79	4F	Vertical Active (VA) / Vertical Blanking (VB) (upper 4:4bits)	40	01000000
Timing Descriptor #2	80	50	Horizontal Front Porch in pixels (HF) (lower 8 bits) 48 pixels	30	00110000
Sec	81	51	Horizontal Sync Pulse Width in pixels (HS) (lower 8 bits)  32 pixels	20	00100000
8	82	52	Vertical Front Porch in lines (VF): Vertical Sync Pluse Width in lines (VS) (lower 4 bits) 3 lines: 5 lines	35	00110101
. <u></u>	83	53	Horizontal Front Porch/ Sync Pulse Width/ Vertical Front Porch/ Sync Pulse Width (upper 2bits)	00	00000000
Ţ,	84	54	Horizontal Vedio Image Size (mm) (lower 8 bits) 294 mm	26	00100110
	85	55	Vertical Vedio Image Size (mm) (lower 8 bits) 165 mm	A5	10100101
	86	56	Horizontal Image Size / Vertical Image Size (upper 4 bits)	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate [ Vsync_NEG, Hsync_POS (outside of V-sync) ]	1A	00011010
	90	5A	Flag	00	00000000
	91	5B	Flag	00	00000000
	92	5C	Flag	00	00000000
	93	5D	Data Type Tag: Alphanumeric Data String (ASCII String)	FE	11111110
	94	5E	Flag	00	00000000
#3	95	5F	Dell P/N 1st Character = M	4D	01001101
9 <b>r</b> ;	96	60	Dell P/N 2nd Character = 3	33	00110011
ipta	97	61	Dell P/N 3rd Character = 2	32	00110010
cri	98	62	Dell P/N 4th Character = F	46	01000110
Des	99	63	Dell P/N 5th Character = Y	59	01011001
Timing Descriptor #3	100	64	EDID Revision Build Name = MP(X-Build), Revision # = A01	81	10000001
	101	65	Manufacturer P/N = 1	31	00110001
Ţi.	102	66	Manufacturer P/N = 3	33	00110011
- 1	103	67	Manufacturer P/N = 3	33	00110011
	104	68	Manufacturer P/N = W	57	01010111
	105	69	Manufacturer P/N = F	46	01000110
	106	6A	Manufacturer P/N = 6	36	00110110
	100	-			



# APPENDIX C. Enhanced Extended Display Identification Data (EEDID™) 3/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	108		Flag	00	00000000
	109		Flag	00	00000000
	110		Flag	00	00000000
	111		Data Type Tag: Descriptor Defined by manufacturer	00	00000000
	112	70	Flag	00	00000000
	113	71	Color Management [ No +2 FRC Support, True Color Depth: 8 bit ]	02	00000010
#	114	72	Panel Type [ WLED], Configuration [ Single light bar ], Number Lamp or LED Light Bar [ one ]	41	01000001
Timing Descriptor #4	115	73	Frame Rate Details [ Minimum Frame Rate : 40Hz, Maximum Frame Rate : 65Hz , Tcon provides native Intel DRRS / sDRRS support ]	31	00110001
cri	116	74	Controller Interface and Maximum Luminance [ PWM type, 300 nit ]	9 <b>E</b>	10011110
es es	117	75	Front Surface / Polarizer [ Anti-Glare, No Transflective ] , Pixel Structure [ RGB v-stripe ]	00	00000000
3	118	76	Multi-Media Features [ Color Management : NTSC, Dynamic Backlight Control : Type 1 ]	10	00010000
	119	77	Multi-Media Features [ Motion Blur : No support , Active Gamma Control : No support ]	00	00000000
i.i.	120	78	Special Features [ Wireless Enhancement Hardware : No support , In-Cell Scanner : No support ]	00	00000000
I	121	79	Special Features [ Number of LVDS channels or eDP lanes : two , Overdrive : No ,Interface : eDP , In-Cell Touch Support : No ]	<b>0A</b>	00001010
	122	7A	Special Features [ BIST Support : yes , Electronic Privacy : No electronic privacy hardware support , 3-D Support : No ]	01	00000001
	123	7B	(If<13 char> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	<b>0A</b>	00001010
	124	7C	(If<13 char> 0Ah, then terminate with ASC II code 0Ah, set remaining char = 20h)	20	00100000
	125	7D	(If<13 char> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	20	00100000
csum	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)	00	00000000
Checksum	127	<b>7</b> F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	95	10010101



# **APPENDIX D. LGD Proposal for Measurement Method**

