

**DV430QUM-N10**  
**Product Specification**  
**Rev. P0**

**Fuzhou BOE Optoelectronics Technology Co., Ltd**

SPEC. NUMBER  
S8-64-8D-030

PRODUCT GROUP  
TFT-LCD

Rev. P0

ISSUE DATE  
2019.05.15

PAGE  
1 OF 33




## Contents

No	ITEM	Page
	REVISIONS HISTORY	2
	CONTENTS	3
1	GENERAL DESCRIPTION	4
	1.1 Introduction	
	1.2 Features	
	<a href="#">1.3 Applications</a>	
	1.4 General Specification	
2	ABSOLUTE MAXIMUM RATINGS	6
3	ELECTRICAL SPECIFICATIONS	7
	3.1 TFT LCD Open Cell	
4	INTERFACE CONNECTION	10
	4.1 Open Cell Input Signal & Power	
	4.2 LVDS Interface	
	4.3 LVDS Rx Interface Timing Parameter	
	4.4 LVDS Rx Interface Eye Diagram	
	4.5 LVDS Receiver Differential Input	
5	SIGNAL TIMING SPECIFICATIONS	16
	5.1 Timing Parameters (DE only mode)	
	5.2 Signal Timing Waveform	
	5.3 Input Signals, Basic Display Colors and Gray Scale of Colors	
	5.4 Power Sequence	
6	OPTICAL SPECIFICATIONS	20
7	MECHANICAL CHARACTERISTICS	22
8	RELIABILITY TEST	23
9	PRODCUT SERIAL NUMBER	24
10	PACKING INFORMATION	25
11	<a href="#">PRECAUTIONS</a>	27
12	APPENDIX	28

## 1.0 GENERAL DESCRIPTION

### 1.1 Introduction

DV430QUM-N10 is a color active matrix TFT LCD module using amorphous silicon TFT's (Thin Film Transistors) as an active switching device. This module has a 43 inch diagonally measured active area with UHD resolutions (3840 horizontal by 2160 vertical pixel array). Each pixel is divided into RED, GREEN, BLUE dots which are arranged in island and this module can display 1.07G colors. The TFT-LCD panel used for this module is adapted for a low reflection and higher color type.



### 1.2 Features

- V by one interface with 8 lanes
- High-speed response
- Low color shift image quality
- 8-bit + FRC color depth, display 1.07G colors
- High luminance and contrast ratio, low reflection and wide viewing angle
- DE (Data Enable) only mode
- ADS technology is applied for high display quality
- RoHS compliant

**1.0 GENERAL DESCRIPTION****1.3 Application**

- Home Alone Multimedia TFT-LCD TV
- Display Terminals for Control System
- Ultra High Definition TV(UHD TV)
- AV application Products

**1.4 General Specification**

&lt; Table 1. General Specifications &gt;

Parameter	Specification	Unit	Remarks
Active area	941.184(H) × 529.416 (V)	mm	
Number of pixels	3840*(RGB)*2160	pixels	
Pixel pitch	245.1(H) × 245.1 (V)	um	
Pixel arrangement	Pixels RGB Island		
Display colors	1.07G (8bits + FRC )	colors	
Display mode	Transmission mode, Normally Black		
Dimensional outline	961.7(H)*550.1(V)*11.7(B)	mm	Detail refer to drawing
Weight	-	Kg	
Power Consumption	9.6(Typ.)	Watt	With TCON Board
Bezel width (L/R/U/D)	8.9/8.9/8.9/8.9	mm	
Surface Treatment	Haze 1%, 3H		
Back-light	Down edge side, 2- LED Light bar		
Possible display type	Landscape and Portrait Enabled		

### 2.0 ABSOLUTE MAXIMUM RATINGS

The followings are maximum values which, if exceed, may cause faulty operation or damage to the unit. The operational and non-operational maximum voltage and current values are listed in Table 2.


< Table 2. Open Cell Absolute Maximum Ratings >

[VSS=GND=0V]

Parameter	Symbol	Min.	Max.	Unit	Remark
Power Supply Voltage	VDD	VSS-0.3	13.2	V	Ta = 25 °C
Operating Temperature	T <sub>OP</sub>	0	+50	°C	Note 1
Storage Temperature	T <sub>SUR</sub>	-20	+60	°C	
	T <sub>ST</sub>	-20	+60	°C	
Operating Ambient Humidity	Hop	10	80	%RH	
Storage Humidity	Hst	10	80	%RH	

Note 1 : Temperature and relative humidity range are shown in the figure below.

Note 2 : Wet bulb temperature should be 39 °C max. and no condensation of water.



### 3.0 ELECTRICAL SPECIFICATIONS

#### 3.1 TFT LCD Open Cell

< Table 3. Open Cell Electrical Specifications >

[Ta =25 ± 2 °C]

Parameter	Symbol	Values			Unit	Remark	
		Min	Typ	Max			
Power Supply Input Voltage	VDD	10.8	12	13.2	Vdc		
Power Supply Ripple Voltage	VRP	-	-	600	mV		
Power Supply Current	IDD	-	0.8	3	A	Note 1	
Power Consumption	PDD		9.6	39	Watt		
Rush current	IRUSH	-	-	10	A	Note 2	
V by One Interface	Differential Input High Threshold Voltage	VLVTH	-	-	+50	mV	
	Differential Input Low Threshold Voltage	VLVTL	-50	-	-	mV	
	Common Input Voltage	VLVC	-	-	-	V	
	Terminating Resistor	Rt	90	100	110	ohm	
CMOS Interface	Input High Threshold Voltage	VIH	2.0	-	3.3	V	
	Input Low Threshold Voltage	VIL	0	-	0.8	V	




Note 1 : The supply voltage is measured and specified at the interface connector of LCM.

The current draw and power consumption specified is for VDD=12.0V.

a) Typ: Mosaic 7X5(L0/L255)

b) Max : Vertical Sub Line(L255)

c) Flicker Test Pattern



Note 2 : The duration of rush current is about 2ms and rising time of Power Input is 1ms(min).

### 3.0 ELECTRICAL SPECIFICATIONS

#### 3.2 IC Characteristics

< Table 4. TCON Characteristics >

Parameter	Symbol	Values			Unit	Remark
		Min	Typ	Max		
TCON Surface Temperature	$T_{TS}$	-	-	110	°C	Note

Note 1 : Any point on the TCON surface must be less than 110 °C under any conditions.

Note 2 : This test condition is based on BOE module.

< Table 5. Driver Characteristics >

Parameter	Symbol	Values			Unit	Remark
		Min	Typ	Max		
Driver Surface Temperature	$T_{DS}$	-	-	125	°C	Note

Note 3 : Any point on the driver surface must be less than 125 °C under any conditions.

Note 4: This test condition is based on BOE module.

< Table 6. PMIC Characteristics >

Parameter	Symbol	Values			Unit	Remark
		Min	Typ	Max		
PMIC Surface Temperature	$T_{PS}$	-	-	100	°C	Note

Note 5 : Any point on the PMIC surface must be less than 100 °C under any conditions.

Note 6: This test condition is based on BOE module.



### 3.0 ELECTRICAL SPECIFICATIONS

#### 3.3 VCOM I2C Bus Format

##### Step1 Reset

\*Device Address is 0x74 or 0x75(7Bits)

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	<u>1 1 1 0 1 0 0 0</u>			<u>0 0 0 0 0 0 0 0</u>		<u>0 0 0 1 0 0 1 0</u>		
	0xE8			0x00		0x12		
	Device Address + W			Control Address		Reset + OUT EN		

##### Step2 Read VCOM

\*Data = 7Bits

S	Slave Address	W	A	Index Address 1	SR	Slave Address	R	A	DATA 0/1	NA	P
	<u>1 1 1 0 1 0 0 0</u>			<u>0 0 0 0 0 0 0 1</u>		<u>1 1 1 0 1 0 0 1</u>			<u>X X X X X X X X</u>		
	0XE8			0X01		0XE9					
	Device address + W			VCOM Address		Device address + R			Data		

##### Step3 Adjust VCOM

\*DVCOM= 8Bits

S	Slave Address	W	A	Index Address 1	A	DVCOM	A	P
	<u>1 1 1 0 1 0 0 0</u>			<u>0 0 0 0 0 0 0 1</u>		<u>0000000X~1111111X</u>		
	0XE8			0X01		0x00~0xFF		
	Device address + W			VCOM Address		VCOM value		

##### Step4 Write VCOM

S	Slave Address	W	A	Index Address 1	A	Control Byte   (0x02)	A	P
	<u>1 1 1 0 1 0 0 0</u>			<u>0 0 0 0 0 0 0 0</u>		<u>0 0 0 0 1 0 1 0</u>		
	0xE8			0x00		0X0A		
	Device Address + W			Control Address		Write DAC to NVM + OUT_EN		


##### Step5 Reset

\*Device Address is 0x74 or 0x75(7Bits)

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	<u>1 1 1 0 1 0 0 0</u>			<u>0 0 0 0 0 0 0 0</u>		<u>0 0 0 1 0 0 1 0</u>		
	0xE8			0x00		0x12		
	Device Address + W			Control Address		Reset + OUT_EN		

### 3.0 ELECTRICAL SPECIFICATIONS

#### 3.4 Interval of step to step



### 4.0 INTERFACE CONNECTION


4.1 V by One CN (51Pin) Connector : F05035-51P-H(CHANGTONG) or Equivalent.

< Table 7. Open Cell Input Connector Pin Configuration >

Pin No	Symbol	Description	Pin No	Symbol	Description
1	VDD	Power Supply +12.0V	27	GND	Ground
2	VDD	Power Supply +12.0V	28	Rx0n	V-by-One HS Data Lane 0
3	VDD	Power Supply +12.0V	29	Rx0p	V-by-One HS Data Lane 0
4	VDD	Power Supply +12.0V	30	GND	Ground
5	VDD	Power Supply +12.0V	31	Rx1n	V-by-One HS Data Lane 1
6	VDD	Power Supply +12.0V	32	Rx1p	V-by-One HS Data Lane 1
7	VDD	Power Supply +12.0V	33	GND	Ground
8	VDD	Power Supply +12.0V	34	Rx2n	V-by-One HS Data Lane 2
9	NC	No Connection	35	Rx2p	V-by-One HS Data Lane 2
10	GND	Ground	36	GND	Ground
11	GND	Ground	37	Rx3n	V-by-One HS Data Lane 3
12	GND	Ground	38	Rx3p	V-by-One HS Data Lane 3
13	GND	Ground	39	GND	Ground
14	GND	Ground	40	Rx4n	V-by-One HS Data Lane 4
15	NC	No Connection	41	Rx4p	V-by-One HS Data Lane 4
16	NC	No Connection	42	GND	Ground
17	NC	No Connection	43	Rx5n	V-by-One HS Data Lane 5
18	SDA	SDA	44	Rx5p	V-by-One HS Data Lane 5
19	SCL	SCL	45	GND	Ground
20	NC	No Connection	46	Rx6n	V-by-One HS Data Lane 6
21	NC	No Connection	47	Rx6p	V-by-One HS Data Lane 6
22	SEL_SECTION	Low or NC: 1 section(default) High: 2 section	48	GND	Ground
23	NC	No Connection	49	Rx7n	V-by-One HS Data Lane 7
24	GND	Ground	50	Rx7p	V-by-One HS Data Lane 7
25	HTPDN	Hot plug detect	51	GND	Ground
26	LOCKN	Lock detect			

Note : NC(Not Connected) : These pins are only used for BOE internal operations.

#### Rear view of LCM



#### BIST Pattern

PT1: Black (2 sec)	PT2: White (2 sec)	PT3: Red (2 sec)	PT4: Green (2 sec)	PT5: Blue (2 sec)

SPEC. NUMBER  
S8-64-8D-030

SPEC. TITLE  
DV430QUM-N10 Product Specification

PAGE  
11 OF 34

### 4.0 INTERFACE CONNECTION

#### 4.2 V by one Misc. Setting for 1 Section.

- a) System side has to put pull high resistor on LOCKN & HTPDN pins.
- b) V by one data mapping as follows.

< Table 8. V by one setting & data mapping table >

1 Section								
Hactive = 3840								
	Port0		Port1		Port2		Port3	
	Lane0	Lane1	Lane2	Lane3	Lane4	Lane5	Lane6	Lane7
V Blanking	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	...	...	...	...	...	...	...	...
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR
Line 1	Pixel 1	Pixel 2	Pixel 3	Pixel 4	Pixel 5	Pixel 6	Pixel 7	Pixel 8
	Pixel 9	Pixel 10	Pixel 11	Pixel 12	Pixel 13	Pixel 14	Pixel 15	Pixel 16
	...	...	...	...	...	...	...	...
	...	...	...	...	...	...	...	...
	Pixel 3833	Pixel 3834	Pixel 3835	Pixel 3836	Pixel 3837	Pixel 3838	Pixel 3839	Pixel 3840
H Blanking	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	...	...	...	...	...	...	...	...
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE
Line 2	Pixel 1	Pixel 2	Pixel 3	Pixel 4	Pixel 5	Pixel 6	Pixel 7	Pixel 8
	Pixel 9	Pixel 10	Pixel 11	Pixel 12	Pixel 13	Pixel 14	Pixel 15	Pixel 16
	...	...	...	...	...	...	...	...
	...	...	...	...	...	...	...	...
	Pixel 3833	Pixel 3834	Pixel 3835	Pixel 3836	Pixel 3837	Pixel 3838	Pixel 3839	Pixel 3840

### 4.0 INTERFACE CONNECTION

#### 4.3 V by one Misc. Setting for 2 Section.

- a) System side has to put pull high resistor on LOCKN & HTPDN pins.
- b) V by one data mapping as follows.


< Table 9. V by one setting & data mapping table >

2 Section								
Hactive = 3840								
	Port0		Port1		Port2		Port3	
	Lane0	Lane1	Lane2	Lane3	Lane4	Lane5	Lane6	Lane7
V Blanking	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	...	...	...	...	...	...	...	...
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR	FSBE_SR
Line 1	Pixel 1	Pixel 2	Pixel 3	Pixel 4	Pixel 1921	Pixel 1922	Pixel 1923	Pixel 1924
	Pixel 5	Pixel 6	Pixel 7	Pixel 8	Pixel 1925	Pixel 1926	Pixel 1927	Pixel 1928
	...	...	...	...	...	...	...	...
	...	...	...	...	...	...	...	...
	Pixel 1917	Pixel 1918	Pixel 1919	Pixel 1920	Pixel 3837	Pixel 3838	Pixel 3839	Pixel 3840
H Blanking	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS	FSBS
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	...	...	...	...	...	...	...	...
	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP	FSBP
	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE	FSBE
Line 2	Pixel 1	Pixel 2	Pixel 3	Pixel 4	Pixel 1921	Pixel 1922	Pixel 1923	Pixel 1924
	Pixel 5	Pixel 6	Pixel 7	Pixel 8	Pixel 1925	Pixel 1926	Pixel 1927	Pixel 1928
	...	...	...	...	...	...	...	...
	...	...	...	...	...	...	...	...
	Pixel 1917	Pixel 1918	Pixel 1919	Pixel 1920	Pixel 3837	Pixel 3838	Pixel 3839	Pixel 3840

## 4.0 INTERFACE CONNECTION


### 4.4 TCON Board Input CNT & FFC Drawing

#### -51pin Connector Drawing-F05035-51P-H (Changtong)



PIN NO.	DIM A	DIM B	DIM C	DIM D
30	22.00	14.50	22.30	19.10
41	27.50	20.00	27.80	24.60
51	32.50	25.00	32.80	29.60


### -51pin Connector Drawing-PM.FPC.LVS0505101(UJC)



## 4.0 INTERFACE CONNECTION

### 4.4 TCON Board Input CNT & FFC Drawing

#### -FFC Drawing




Note: It is BOE FFC drawing. Please refer to only one side for T-con Board.



## 4.0 INTERFACE CONNECTION


### 4.5 TCON Board Output CNT & FFC Drawing

#### -60pin Connector Drawing-PM.FPC.LVS0506001(UJC)



Note: TCON Board output CNT = XPCBA Input CNT.


### -60pin Connector Drawing-F05039-60P-H(Changtong)



PIN NO.	DIM A	DIM B	DIM C	DIM D
60	34.90	29.50	35.10	31.90

Note: TCON Board output CNT = XPCBA Input CNT.

### -FFC Drawing



Notes: This FFC drawing is supplied by the connector vendor.

**5.0 SIGNAL TIMING WAVEFORMS OF INTERFACE SIGNAL****5.1 Input data specification**


&lt;Table 10. Vx1 Byte length and Color mapping&gt;

Byte	Packer input	Color data mapping
		30 bpp RGB
0	Bit-0	R2
	Bit-1	R3
	Bit-2	R4
	Bit-3	R5
	Bit-4	R6
	Bit-5	R7
	Bit-6	R8
	Bit-7	R9
1	Bit-8	G2
	Bit-9	G3
	Bit-10	G4
	Bit-11	G5
	Bit-12	G6
	Bit-13	G7
	Bit-14	G8
	Bit-15	G9
2	Bit-16	B2
	Bit-17	B3
	Bit-18	B4
	Bit-19	B5
	Bit-20	B6
	Bit-21	B7
	Bit-22	B8
	Bit-23	B9
3	Bit-24	-
	Bit-25	-
	Bit-26	B0
	Bit-27	B1
	Bit-28	G0
	Bit-29	G1
	Bit-30	R0
	Bit-31	R1

### 5.2 Vx1 Input Signal Timing

< Table 11. Signal Timing Waveforms Table >

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Unit Interval(VBO Operation Bit Rate)	tRBIT	3-byte	380	tTCIP/30	1667	PS
		4-byte	285	tTCIP/40	1250	PS
		5-byte	266	tTCIP/50	1000	PS
Eye Width at Package Pin	tREYE	-	-	0.5	-	UI
Eye Width Position A at Package Pin	tA	-	-	0.25	-	UI
Eye Width Position B at Package Pin	tB	-	-	0.3	-	UI
Eye Width Position Cat Package Pin	tC	-	-	0.7	-	UI
Eye Width Position D at Package Pin	tD	-	-	0.75	-	UI
Eye Width Position E at Package Pin	tE	-	-	0.7	-	UI
Eye Width Position F at Package Pin	tF	-	-	0.3	-	UI
Intra – pair Skew	TTOSK_intra	-	-0.3	-	0.3	UI
Inter – pair Skew	TTOSK_inter	-	-5	-	5	UI
SSCG	-	30KHz modulation	-0.5	-	0.5	%



### 6.0 SIGNAL TIMING SPECIFICATION

#### 6.1 Timing Parameters(DE only mode)

< Table 12. Timing Table >

Item		Symbols	Min	Typ	Max	Unit
Frequency		1/Tc	69	74.25	77	MHz
Vertical	Frame Rate	F	57	60	62	Hz
	Total	T <sub>V</sub>	2180	2250	2450	T <sub>H</sub>
	Display	T <sub>VD</sub>	2160			T <sub>H</sub>
	Blank	T <sub>VB</sub>	20	90	290	T <sub>H</sub>
Horizontal	Total	T <sub>H</sub>	530	550	570	T <sub>CLK</sub>
	Display	T <sub>HD</sub>	-	480	-	T <sub>CLK</sub>
	Blank	T <sub>HB</sub>	50	70	90	T <sub>CLK</sub>


Item		Symbols	Min	Typ	Max	Unit
Frequency		1/Tc	69	74.25	77	MHz
Vertical	Frame Rate	F	47	50	51	Hz
	Total	T <sub>V</sub>	2180	2700	2715	T <sub>H</sub>
	Display	T <sub>VD</sub>	2160			T <sub>H</sub>
	Blank	T <sub>VB</sub>	20	540	555	T <sub>H</sub>
Horizontal	Total	T <sub>H</sub>	530	550	570	T <sub>CLK</sub>
	Display	T <sub>HD</sub>	-	480	-	T <sub>CLK</sub>
	Blank	T <sub>HB</sub>	50	70	90	T <sub>CLK</sub>

Notes: This product is DE only mode. The input of Hsync & Vsync signal does not have an effect on normal operation.



## 6.0 SIGNAL TIMING SPECIFICATION

### 6.4 Power Sequence



< Table 7. Sequence Table >

Parameter	Values			Units
	Min	Typ	Max	
T1	0.5	-	10	ms
T2	0	-	-	ms
T3	-	-	500	ms
T4	T2+T3	-	-	-
T5	100	-	-	ms
T6	0	-	-	ms
T7	1	-	-	s
T8	1	-	-	s
T9	Depends on I2C command			ms

- Notes:
1. Even though T1 is over the specified value, there is no problem if I2T spec of fuse is satisfied.
  2. Back Light must be turn on after power for logic and interface signal are valid.
  3. BLU enable must after input data.
  4. HOST I2C operate after BLU enable.

## 7.0 OPTICAL SPECIFICATION

The test of optical specifications shall be measured in a dark room (ambient luminance $\leq$ 1 lux and temperature $=25\pm 2^{\circ}\text{C}$ ) with the equipment of Luminance meter system (Goniometer system and PR730) and test unit shall be located at an approximate distance 180cm from the LCD surface at a viewing angle of  $\theta$  and  $\Phi$  equal to  $0^{\circ}$ . We refer to  $\theta_{\varnothing=0}$  ( $=\theta_3$ ) as the 3 o'clock direction (the "right"),  $\theta_{\varnothing=90}$  ( $=\theta_{12}$ ) as the 12 o'clock direction ("upward"),  $\theta_{\varnothing=180}$  ( $=\theta_9$ ) as the 9 o'clock direction ("left") and  $\theta_{\varnothing=270}$  ( $=\theta_6$ ) as the 6 o'clock direction ("bottom"). While scanning  $\theta$  and/or  $\varnothing$ , the center of the measuring spot on the Display surface shall stay fixed. The measurement shall be executed after 30 minutes warm-up period. VDD shall be 12.0V  $\pm$ 10% at  $25^{\circ}\text{C}$ . Optimum viewing angle direction is 6 'clock.

< Table 15. Optical Table >

[VDD = 12.0V, Frame rate = 120Hz, Ta  $=25\pm 2^{\circ}\text{C}$ ]

Parameter		Symbol	Condition	Min	Typ	Max	Unit	Remark
Viewing Angle	Horizontal	$\Theta_3$	CR > 10	-	89	-	Deg.	Note 1
		$\Theta_9$		-	89	-	Deg.	
	Vertical	$\Theta_{12}$		-	89	-	Deg.	
		$\Theta_6$		-	89	-	Deg.	
Brightness		Lv		500	-	nit		
Contrast ratio		CR		1000:1	1200:1	-		Note 2
White luminance uniformity		$\Delta Y$		80	-	-	%	Note 3
Reproduction of color	White	$W_x$	$\Theta = 0^{\circ}$ (Center) Normal Viewing Angle	TYP. - 0.03	0.280	TYP. + 0.03		Note 4
		$W_y$			0.290			
	Red	$R_x$			0.642			
		$R_y$			0.340			
	Green	$G_x$			0.306			
		$G_y$			0.620			
	Blue	$B_x$			0.154			
		$B_y$			0.057			
Color Gamut				-	72	-	%	
Response Time	G to G	$T_g$		-	8	10	ms	Note 5



## Note :

1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface.
2. Contrast measurements shall be made at viewing angle of  $\theta = 0^\circ$  and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (See Figure 1 shown in Appendix) Luminance Contrast Ratio (CR) is defined mathematically.

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

3. The White luminance uniformity on LCD surface is then expressed as :

$$\Delta Y = (\text{Minimum Luminance of 9 points} / \text{Maximum Luminance of 9 points}) * 100$$

(See Figure 5 shown in Appendix).




FIG. 5 9 Points for Luminance Measure

4. The color chromaticity coordinates specified in Table 9 shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel. The BLU is used by BOE.
5. Response time  $T_g$  is the average time required for display transition by switching the input signal as below table and is based on Frame rate  $f_V = 60\text{Hz}$  to optimize.  
Each time in below table is defined as Figure 2 and shall be measured by switching the

Measured Response Time	Target																
	0	15	31	47	63	79	95	111	127	143	159	175	191	207	223	239	255
Start	0																
	15																
	31																
	47																
	63																
	79																
	95																
	111																
	127																
	143																
	159																
	175																
	191																
	207																
	223																
	239																
255																	

## 8.0 MECHANICAL CHARACTERISTICS

### 8.1 Dimensional Requirements

Figure 3(located in Appendix) shows mechanical outlines for the model DV430QUM-N10 . Other parameters are shown in Table 13.

< Table 13. Dimensional Parameters >

Parameter	Specification	Unit
Dimensional outline	961.7(H)*550.1(V)*11.7(B)	mm
Weight	TBD	Kg
Active area	941.184(H) × 529.416 (V)	mm
Pixel pitch	245.1(H) × 245.1 (V)	um
Number of pixels	3840(H) × 2160(V) (TFT pixel) 3840(H) × 2160(V) (1 CF pixel= R + G + B dots)	pixels
Back-light	Down edge side 2-LED Light bar Type	

### 8.2 Mounting

See FIGURE 5. (shown in Appendix)

### 8.3 Anti-Glare and Polarizer Hardness.

The surface of the LCD has an anti-glare coating to minimize reflection and a coating to reduce scratching.

### 9.0 RELIABILITY TEST

The Reliability test items and its conditions are shown in below.

< Table 17. Reliability Test Parameters >

No	Test Items	Conditions	
1	High temperature storage test	Ta = 60 °C, 240 hrs	
2	Low temperature storage test	Ta = -20 °C, 240 hrs	
3	High temperature & high humidity operation test	Ta = 50 °C, 80%RH, 240hrs	
4	High temperature operation test	Ta = 50 °C, 240hrs	
5	Low temperature operation test	Ta = 0 °C, 240hrs	
6	Thermal shock	Ta = -20 °C ↔ 60 °C (0.5 hr), 100 cycle	
7	Vibration test (non-operating)	Frequency	10 ~ 300 Hz, Sweep rate 30 min
		Gravity / AMP	1.5 G
		Period	X, Y, Z 30 min
8	Shock test (non-operating)	Gravity	50G
		Pulse width	11msec, half sine wave
		Direction	± X, ± Y, ± Z Once for each
9	Electro-static discharge test (non-operating)	Air : 150 pF, 330Ω, 15 KV	Contact : 150 pF, 330Ω, 8 KV
10	Altitude test	Operating: 0 to 15000ft , 0 to 40°	
		Non Operating: 0 to 40000ft, -10 to 25°	

This test condition is based on BOE module.

## 10.0 HANDLING & CAUTIONS

### (1) Cautions when taking out the Panel

- Pick the pouch only, when taking out panel from a shipping package.

### (2) Cautions for handling the panel

- As the electrostatic discharges may break the LCD panel, handle the LCD panel with care. Peel a protection sheet off from the LCD panel surface as slowly as possible.
- As the LCD panel and back - light element are made from fragile glass material, impulse and pressure to the LCD panel should be avoided.
- As the surface of the polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
- Do not pull the interface connector in or out while the LCD panel is operating.
- Put the panel display side down on a flat horizontal plane.
- Handle connectors and cables with care.

### (3) Cautions for the operation

- When the panel is operating, do not lose CLK, ENAB signals. If any one of these signals is lost, the LCD panel would be damaged.
- Obey the supply voltage sequence. If wrong sequence is applied, the panel would be damaged.

### (4) Cautions for the atmosphere

- Dew drop atmosphere should be avoided.
- Do not store and/or operate the LCD panel in a high temperature and/or humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended.


### (5) Cautions for the panel characteristics

- Do not apply fixed pattern data signal to the LCD panel at product aging.
- Applying fixed pattern for a long time may cause image sticking.

### (6) Other cautions

- Do not disassemble and/or re-assemble LCD panel.
- Do not re-adjust variable resistor or switch etc.
- When returning the panel for repair or etc., Please pack the panel not to be broken. We recommend to use the original shipping packages.

### 11.0 PRODCUT SERIAL NUMBER



- ① FG-CODE
- ② Module ID, 最后一位为Revision Code (扫描不显示), 前17位编码规则如下
- ③ PPID (客户端ID)
- ④ D/PN码, 规格待确定
- ⑤ 生产年份+生产周别 (中间无空格)


#### MDL ID Naming Rule:

Digit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Code	S	L	S	A	1	0	8	5	9	4	2	0	0	0	1	D	B
Description	Product Code/GBN→FG-CODE一一对应		Grade	line	Year	Month	Model Extension Code (Last 4 Digits of FG-CODE)				Serial No. Hex-Decimal 000000-FFFFFF						


### 12.0 PACKING INFORMATION

BOE provides the standard shipping container for customers, unless customer specifies their packing information. The standard packing method and Barcode information are shown in below.

#### 12.1 Packing Order



### 8. Packing



NO.	DESCRIPTION	MATERIAL	QUANTITY
1	43"Module	/	60
2	Bag	PE	60
3	Tape-Bag	OPP	180
4	EPE(Down)	EPE	6
5	Box	K-K	6
6	Pallet	/	3
7	EPE(Up)	EPE	6
8	Corner Protect(Top)	K-K	6
9	Corner Protect(Side)	K-K	12
10	PP Belt	/	/
11	Protect Film	/	/



### 12.2 Packing Note

- Box Dimension : 1106mm(L)×477mm(W)×316mm(H)
- Package Quantity in one Box : 8pcs

### 12.3 Box Label

- Label Size : 100mm (L) × 50mm (W)

- Contents

Model : DV430QUM-N10

Q`ty : Module 8 Q`ty in one box

Serial No. : Box Serial No.

Date : Packing Date


BOE
FUZHOU BOE OPTOELECTRONICS  
TECHNOLOGY Co.,LTD

MODEL: XXXXXXXX-XXX ①      Q'TY: XXX ②

SERIAL NO: XXXXXXXXXXXXXX ③      DATE: XXXX.XX.XX ④

Box ID 条形码

XXXXXXXXXXXXXX ⑤      XXXX ⑥




打印内容, 说明如下:

- ① FG-CODE
- ② 产品数量
- ③ Box ID, 编码规则如下
- ④ Box Packing 日期
- ⑤ 产品物料号(客户端)
- ⑥ FG-CODE 后四位


Digit Code	1	2	3	4	5	6	7	8	9	10	11	12	13
Code	X	X	X	X	1	6	3	D	0	0	1	A	1
Descripti on	Products G BN		Gra de	Line	Year		Mon th	Revisi on Code	Serial No.				

### 13.0 APPENDIX

< Figure 1. Measurement Set Up >




< Figure 2. Response Time Testing >



### 13.0 APPENDIX

< Figure 3. TFT-LCD Module Outline Dimensions (Front View) >



### 13.0 APPENDIX

< Figure 3. TFT-LCD Module Outline Dimensions (Rear View) >

