

MAX11270

24-Bit, 10mW, 130dB SNR, 64ksps Delta-Sigma ADC with Integrated PGA

General Description

The MAX11270 is a 24-bit delta-sigma ADC that achieves excellent 130dB SNR while dissipating an ultra-low 10mW. Sample rates up to 64ksps allow both precision DC and AC measurements. Integral nonlinearity is guaranteed to 4ppm maximum. The THD is -122dB. The MAX11270 communicates via an SPI-compatible serial interface and is available in a small 24-pin TSSOP package.

The MAX11270 offers a $6.5\text{nV}/\sqrt{\text{Hz}}$ noise programmable gain amplifier with gain settings between 1x to 128x. Optional buffers are also included to provide isolation of the signal inputs from the switched capacitor sampling network. This allows the MAX11270 to be used with high-impedance sources without compromising available dynamic range.


The MAX11270 operates from a single 2.7V to 3.6V analog supply, or split $\pm 1.8\text{V}$ analog supplies, allowing the analog input to be sampled below ground. The digital supply range is 2.0V to 3.6V, allowing communication with 2.5V, 3V, or 3.3V logic.

Applications

- Scientific Instrumentation
- High-Precision Portable Sensors
- Medical Equipment
- ATE

Ordering Information and Functional Diagram appear at end of data sheet.

Typical Application Circuit



Features and Benefits

- High Resolution for Instrumentation Applications that Require a Wide Dynamic Range
 - 130dB SNR at 1.9sps
 - 112dB SNR at 1000sps
 - 20.4-Bit Noise-Free Resolution at 1.9sps
 - 17.4-Bit Noise-Free Resolution at 1000sps
- Longer Battery Life for Portable Applications
 - 2.4mA Operating Mode Current
 - 4.4mA PGA Low-Noise Mode Current
 - 1µA Sleep Current
- High Accuracy for DC Measurements
 - 1ppm INL (typ), 4ppm (max)
- Single or Split Analog Supplies Provide Input Voltage Range Flexibility
 - 2.7V to 3.6V (Single Supply) or $\pm 1.8\text{V}$ (Split Supplies)
- Flexible High-Performance Filter Architecture Simplifies Design
 - Programmable SINC Filter
- Enables System Integration
 - Low-Noise PGA with Gains of 1, 2, 4, 8, 16, 32, 64, 128
 - Signal Buffer Optional
 - 3 General-Purpose I/Os
- Enables Integrated Part and System Calibration for Gain and Offset
- Robust 24-Pin TSSOP Packaging

TABLE OF CONTENTS

General Description	1
Applications	1
Features and Benefits	1
Typical Application Circuit	1
Absolute Maximum Ratings	6
Package Thermal Characteristics	6
Electrical Characteristics	6
Typical Operating Characteristics	10
Pin Configuration	14
Pin Description	14
Functional Diagram	16
Detailed Description	17
System Clock	17
Voltage Reference Inputs	17
Analog Inputs	17
Input Buffers	17
Bypass/Direct Connect	17
Programmable Gain Amplifier (PGA)	17
Input Voltage Range	18
Noise Performance vs. Data Rate	18
Power-On Reset	23
Power-Down Modes	23
Digital Filters	25
SINC Filter	25
Serial Interface	25
Chip Select (CSB)	25
SCLK (Serial Clock)	25
DIN (Serial Data Input)	25
DOUT (Serial Data Output)	26
Data Ready (RDYB)	26
SPI Incomplete Write Command Termination	26
SPI Incomplete Read Command Termination	27
SPI Timing Characteristics	27
Modes and Registers	30
Conversion Mode (MODE = 0)	30
Register Access Mode (MODE = 1)	30
Register Map	31

TABLE OF CONTENTS (continued)

Register Address Map	31
Status Register (Read Only)	32
Control Registers	34
Control 1 Register (Read/Write)	34
Control 2 Register (Read/Write)	35
Control 3 Register (Read/Write)	36
Control 4 Register (Read/Write)	36
Control 5 Register (Read/Write)	37
Data Register (Read Only)	37
Calibration	38
Self-Calibration	38
System Calibration	38
SPI System Offset Calibration Register (SOC_SPI)	39
ADC System Offset Calibration Register (SOC_ADC)	39
SPI System Gain Calibration Register (SGC_SPI)	39
ADC System Gain Calibration Register (SGC_ADC)	39
SPI Self-Cal Offset Calibration Register (SCOC_SPI)	40
ADC Self-Cal Offset Calibration Register (SCOC_ADC)	40
SPI Self-Cal Gain Calibration Register (SCGC_SPI)	40
ADC Self-Cal Gain Calibration Register (SCGC_ADC)	40
GPIOs	42
Conversion Synchronization Using SYNC Pin or SYNC_SPI Function	42
Continuous Mode	42
Pulse Mode	43
Modulator MODBITS Mode	43
Initializing MODBITS Mode	43
Exiting MODBITS Mode	43
MODBITS Mode Pin Configurations	43
DOUT/MB0	44
GPIO3/MSYNC	44
GPIO1/MB1	44
RDYB/ICLK	44
Ordering Information	46
Chip Information	46
Package Information	46
Revision History	47

LIST OF FIGURES

Figure 1. PGA Structure	17
Figure 2. Usable Input and Output Common-Mode Range	17
Figure 3a. SINC Magnitude Response	24
Figure 3b. SINC Mag Response Zoomed-In	24
Figure 4. DATA Ready Timing for All Conversion Modes	25
Figure 5. SPI Register Write Timing Diagram	26
Figure 6. SPI Register Read Timing Diagram	27
Figure 7. SPI Data Readout Timing Diagram	27
Figure 8. SPI Command Byte Timing Diagram	28
Figure 9. Calibration Flow Diagram	40
Figure 10. Synchronization Using Continuous Sync Mode Showing Relationship Between SYNC Pin and CLK Pin	41
Figure 11. Synchronization Using Pulse Sync Mode Showing Relationship Between SYNC, RDYB, and CLK Pins.	42
Figure 12. Pin Configuration with MODBITS	42
Figure 13. Timing Diagram for MODBITS Mode	44

LIST OF TABLES

Table 1. Continuous Mode SNR (dB) vs Data Rate and PGA Gain with Sinc Filter*	18
Table 2. Continuous Mode Input-Referred Noise (μV_{RMS}) vs. Data Rate and PGA Gain with Sinc Filter*	19
Table 3. Single-Cycle Mode SNR (dB) vs. Data Rate and PGA Gain with Sinc Filter*	20
Table 4. Single-Cycle Mode Input-Referred Noise (μV_{RMS}) vs. Data Rate and PGA Gain with Sinc Filter*	21
Table 5. MAX11270 Command Behavior from Pin (RSTB, SYNC) and SPI (RESET, SYNC_SPI)	22
Table 6. Command Byte for Conversion Modes (MODE = 0)	29
Table 7. Command Byte for Register Access Mode (MODE = 1)	29
Table 8. Register Address Map	30
Table 9. Programmable Conversion Rates	32
Table 10. ADC Output Code Data Format	37
Table 11. MODBITS Mode Pins	43

Absolute Maximum Ratings

AVDD to AVSS	-0.3V to +3.9V	Digital Inputs to AVSS (RSTB, SYNC, DIN, SCLK, CLK, GPIO1–GPIO3).....	-0.3V to +3.9V
DVDD to DGND.....	-0.3V to +3.9V	Digital Outputs to AVSS (RDYB, DOUT, GPIO1–3)	-0.3V to +3.9V
DVDD to AVSS	-0.3V to +3.9V	CAPREG to DGND.....	-0.3V to +2.2V
AVSS to DGND	-1.95V to +0.3V	CAPREG to AVSS.....	-0.3V to +3.9V
Analog Inputs (AINP, AINM, REFP, REFN, CAPP, CAPN) to AVSS	-0.3V to the lower of 3.9V or (V _{AVDD} + 0.3V)	Continuous Power Dissipation (Single-Layer Board) TSSOP (derate 13.9mW/°C above +70°C)	1111.10mW
Digital Inputs to DGND (RSTB, SYNC, DIN, SCLK, CLK, GPIO1-3)	-0.3V to the lower of 3.9V or (V _{DVDD} + 0.3V)	Operating Temperature Range.....	-40°C to +85°C
Digital Outputs to DGND (RDYB, DOUT, GPIO1-3)	-0.3V to the lower of 3.9V or (V _{DVDD} + 0.3V)	Storage Temperature Range.....	-55°C to +150°C
		Junction Temperature (continuous).....	+150°C
		Lead temperature (soldering, 10s).....	+300°C
		Soldering Temperature (reflow).....	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TSSOP Junction-to-Case Thermal Resistance (θ _{JC}).....	13°C/W	Junction-to-Ambient Thermal Resistance (θ _{JA}).....	72°C/W
--	--------	--	--------

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V, V_{REFP} = 2.5V, V_{REFN} = 0V; f_{DATA} = 1000sps, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Noise-Free Resolution (Note 3)	NFR	1.9sps data rate (Bypass Mode only)	19.2	20.4		Bits
		1ksps data rate (Bypass Mode only)	16.9	17.4		
NOISE REFERRED TO INPUT V_N (See Tables 1–4)						
Integral Nonlinearity	INL	Bypass, Buffer, PGA = 1, 2		1	4	ppm
		PGA > 2		2		
Offset Error	V _{OS}	After system offset calibration		10		nV
Offset Drift	V _{OS_DRIFT}			50		nV/°C
Gain Error	G _{ERR}	After system gain calibration		2		ppm
Gain Drift	G _{ERR_DRIFT}			2.5		ppm/°C
DC Common-Mode Rejection (Note 4)	CMR _{DC}	Bypass and Buffer mode	120	135		dB
		PGA Gain = 4	100	120		
AVDD, AVSS DC Supply Rejection Ratio	PSRRA	Bypass and Buffer mode	80	105		dB
		PGA Gain = 4	80	100		
DVDD DC Supply Rejection Ratio	PSRRD	Bypass and Buffer mode	95	120		dB
		PGA Gain = 4	95	120		

Electrical Characteristics (continued)

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000sps$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUTS/REFERENCE INPUTS						
AIN Voltage Range	V_{RNG}	Unipolar	0		V_{REF}	V
		Bipolar	$-V_{REF}$		V_{REF}	
Absolute Input Voltage	$V_{ABS_{RNG}}$	Bypass mode	V_{AVSS}		V_{AVDD}	V
		PGA mode	$V_{AVSS} + 0.3$		$V_{AVDD} - 1.3$	
		Buffer mode	$V_{AVSS} + 0.1$		$V_{AVDD} - 0.1$	
AIN DC Input Leakage (Note 4)	$I_{IN_{LEAK}}$	Sleep mode enabled	-10		+10	nA
AIN Common-Mode Input Conductance	$G_{AIN_{CM}}$	Bypass		±8		nA/V
AIN Common-Mode Input Current	$I_{AIN_{CM}}$	Buffer		±500		nA
		PGA		±21		nA
AIN Differential Mode Input Conductance	$G_{AIN_{DIFF}}$	Bypass		±23		μA/V
AIN Differential Mode Input Current	$I_{AIN_{DIFF}}$	Buffer		±20		nA
		PGA		±0.15		nA
REF Differential Input Conductance	$G_{REF_{DIFF}}$	Active conversion state		±46.5		μA/V
REF Input Current at Power Down	$I_{REF_{PD}}$	Sleep and Standby states		±100		nA
AIN Input Capacitance	C_{IN}	Buffer disabled		3		pF
REF Input Capacitance	C_{REF}	Buffer disabled		4.5		pF
Input and REF Sampling Rate	f_S			4.096		MHz
$V_{REFP} - V_{REFN}$ Voltage Range	$V_{RABS_{RNG}}$	(Note 5)			V_{AVDD}	V
REF Voltage Range	V_{REF}		2.0		V_{AVDD}	V
DIGITAL FILTER RESPONSE						
SINC FILTER						
Bandwidth (-3dB)	BW_{SINC}			0.203		f_{DATA}
Settling Time (Latency)				5		$1/f_{DATA}$

Electrical Characteristics (continued)

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000sps$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS						
Input Current	I_{LEAK_DIG}	Leakage current only	-1		+1	μA
Input Low Voltage	V_{IL}				0.3x V_{DVDD}	V
Input High Voltage	V_{IH}		0.7x V_{DVDD}			V
Input Hysteresis	V_{HYS}			200		mV
GPIO Input Low Voltage	V_{IL_GPIO}				0.4	V
GPIO Input High Voltage	V_{IH_GPIO}		1.0			V
GPIO Input Hysteresis	V_{HYS_GPIO}			20		mV
LOGIC OUTPUTS						
Output Low Level	V_{OL}	$I_{OL} = 1mA$			0.4	V
Output High Level	V_{OH}	$I_{OH} = 1mA$	0.9x V_{DVDD}			V
Floating State Leakage Current	I_{DIGO_LEAK}		-10		+10	μA
Floating State Output Capacitance	C_{DIGO}			9		pF
POWER REQUIREMENTS						
Analog Negative Supply	V_{AVSS}	For split supplies, $V_{AVSS} = -V_{AVDD}$	-1.8		0	V
Analog Positive Supply	V_{AVDD}	For split supplies, $V_{AVDD} = -V_{AVSS}$	$V_{AVSS} + 2.7$		$V_{AVSS} + 3.6$	V
Digital Supply	V_{DVDD}		2.0		3.6	V
AVDD Sleep Current	I_{AVDD_SLEEP}			0.9	3	μA
AVDD Standby Current	I_{AVDD_STBY}			1.5	3	μA
DVDD Sleep Current	I_{DVDD_SLEEP}			0.25	1	μA
DVDD Standby Current	I_{DVDD_STBY}			21	200	μA
Analog Supply Current	I_{AVDD}	Bypass mode		2.4	3.0	mA
		Buffers mode		2.8	3.5	
		PGA low-power mode		3.6	5.0	
		PGA low-noise mode		4.4	6.0	
DVDD Operating Current	I_{DVDD}	SINC filter		0.77	1.5	mA

Electrical Characteristics (continued)

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000\text{sps}$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI TIMING REQUIREMENTS (See Figures 4–7)						
SCLK Frequency	f_{SCLK}				5	MHz
SCLK Clock Period	t_{CP}		200			ns
SCLK Pulse Width High	t_{CH}	Allow 40% duty cycle	80			ns
SCLK Pulse Width Low	t_{CL}	Allow 40% duty cycle	80			ns
CSB Low Setup	t_{CSS0}	CSB low to 1st SCLK rise setup	40			ns
CSB High Setup (Note 4)	t_{CSS1}	Required to prevent a 17th SCLK RE from being recognized by the device in a free-running application	40			ns
CSB Hold	t_{CSH1}	SCLK falling edge to CSB rising edge, CSB hold time	3			ns
CSB Pulse Width	t_{CSW}	Minimum CSB pulse width high	40			ns
DIN Setup	t_{DS}	DIN setup to SCLK rising edge	40			ns
DIN Hold	t_{DH}	DIN hold after SCLK rising edge	0			ns
DOUT Transition	t_{DOT}	DOUT transition valid after SCLK fall			40	ns
DOUT Hold	t_{DOH}	Output hold time remains valid after SCLK fall	3			ns
DOUT Disable	t_{DOD}	CSB rise to DOUT disable, $C_{LOAD} = 20\text{pF}$			25	ns
CSB Fall to DOUT Valid	t_{DOE}	Default value of DOUT is '1' for minimum specification, max specification for valid '0' on RDYB	0		40	ns
SCLK Fall to RDYB '1'	t_{R1}	RDYB transitions from '0' to '1' on falling edge of SCLK after LSB of DATA is shifted onto DOUT	0		40	ns
RSTB Fall or SYNC Rise to RDYB '1'	t_{R2}	RDYB transitions from '0' to '1' on falling edge of RSTB or rising edge of SYNC after 2 f_{CLK} cycles			2	$1/f_{CLK}$
Minimum SYNC High Pulse Width	t_{SYNC1}		2			$1/f_{CLK}$
Minimum RSTB Low Pulse Width	t_{RSTB0}		2			$1/f_{CLK}$

Note 2: Limits are 100% production tested at $T_A = +25^\circ\text{C}$. Limits over the operating temperature range are guaranteed by design and device characterization.










Note 3: Noise-free resolution is defined using the peak-to-peak input range and the peak-to-peak noise voltage. The peak-to-peak input range, $V_{IN_RANGE_P-P}$ is defined as $2 \times V_{REF}$. The peak-to-peak noise voltage is defined as the RMS noise voltage times 6.6. The NFR is calculated for bypass mode only and with SINC filter using the formula, $NFR = \log(V_{IN_RANGE_P-P} / (6.6 \times V_{NOISE_RMS})) / \log(2)$.

Note 4: These specifications are not fully tested and are guaranteed by design and/or characterization.

Note 5: Reference common mode $(V_{REFP} + V_{REFN})/2 \leq (V_{AVDD} + V_{AVSS})/2 + 0.1V$.









Typical Operating Characteristics

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000sps$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)







Typical Operating Characteristics (continued)

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000sps$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)







Typical Operating Characteristics (continued)

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000sps$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)




Typical Operating Characteristics (continued)

($V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{DVDD} = 2.0V$, $V_{REFP} = 2.5V$, $V_{REFN} = 0V$; $f_{DATA} = 1000sps$, External Clock = 8.192MHz; Continuous conversion mode (SCYCLE = 0); PGA maximum output is 300mV below AVDD and minimum output is 300mV above AVSS, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)



Pin Configuration




Pin Description

PIN	NAME	FUNCTION
1	DIN	Serial Data Input. Data is clocked into DIN on the rising edge of SCLK. DIN configures the internal register writes or a command operation.
2	DOUT	Serial Data Output or Real-Time Modulator MBO Output. DOUT outputs 32 or 24 bits of filtered data in normal data mode. DOUT transitions on the falling edge of SCLK.
3, 20	DGND	Digital Ground
4	SYNC	SYNC Reset. SYNC resets both the digital filter and the modulator.- Connect SYNC from multiple MAX11270s in parallel to synchronize more than one ADC to an external trigger. This is a digital input pin and is not internally pulled down. For normal operation drive or pull this pin low.
5	RSTB	The RSTB function is a complete reset of all digital functions resulting in a power-on reset default state. This is a digital input pin and is not internally pulled up. For normal operation drive or pull this pin high.
6	GPIO3	General-Purpose I/O 3 or Modulator Sync Output. GPIO3 is configurable as a digital input or output. GPIO pins have weak pull ups and do not require external bias if unused. For lowest power operation do not connect or drive high with GPIO configured as input (default).
7	GPIO2	General-Purpose I/O 2. Register controllable via SPI. GPIO pins have weak pull ups and do not require external bias if unused. For lowest power operation do not connect or drive high with GPIO configured as input (default).
8	GPIO1	General-Purpose I/O 1. Register controllable via SPI. GPIO pins have weak pull ups and do not require external bias if unused. For lowest power operation do not connect or drive high with GPIO configured as input (default).

Pin Description (continued)

PIN	NAME	FUNCTION
9	AVDD	Analog Positive Supply Voltage. In single-supply mode, $V_{AVDD} = 2.7V$ to $3.6V$ with $V_{AVSS} = 0V$. In dual-supply mode, AVDD and AVSS can range from $\pm 1.35V$ to $\pm 1.8V$.
10, 17	AVSS	Analog Negative Supply Voltage. Connect AVSS to the most negative supply. Connect $V_{AVSS} = 0V$ in single-supply mode. Connect AVSS between $-1.8V$ and $0V$ for dual-supply mode.
11	AINN	Negative Analog Input. The analog inputs can measure both unipolar and bipolar ranges, depending on the AVDD and AVSS voltages.
12	AINP	Positive Analog Input. The analog inputs can measure both unipolar and bipolar ranges, depending on the AVDD and AVSS voltages.
13	REFN	Negative Reference Input. REFN must be less than REFP. REFN voltage must be between AVDD and AVSS.
14	REFP	Positive Reference Input. REFP must be greater than REFN. REFP voltage must be between AVDD and AVSS.
15	CAPN	PGA Filter Negative Capacitor Output. Connect a 10nF COG capacitor between CAPN and CAPP.
16	CAPP	PGA Filter Positive Capacitor Output. Connect a 10nF COG capacitor between CAPN and CAPP.
18	RDYB	Active-Low Data Ready Output or Internal Clock Output. RDYB asserts low when the data is ready. When in continuous conversion mode, a SYNC or POR event inhibits output of the first 4 data values to allow for filter settling when the SINC filter is selected. A SYNC or POR event inhibits output of the first 63 data values to allow for filter settling when using the FIR filters.
19	CLK	External Clock Input. For external clock mode, set the EXTCLK bit = 1 and provide a digital clock signal at CLK. The MAX11270 is specified with a clock frequency of 8.192MHz. Other clock frequencies may be used, but the data rate and digital filter notch frequencies will scale accordingly. This is a digital input pin and is not internally pulled down. When external clock is disabled drive this pin low.
21	CAPREG	Internal 1.8V Subregulator Reservoir Output. Bypass with a 10 μ F capacitor to DGND. Minimum capacitor value required for stability is 220nF.
22	DVDD	Digital Supply Voltage. Supply DVDD with 2.0V to 3.6V, with respect to DGND.
23	CSB	Active-Low Chip-Select Input. Set CSB low to access the serial interface. CSB is used for frame synchronization for communications when SCLK is continuous. Drive CSB high to reset the SPI interface.
24	SCLK	Serial Clock Input. Apply an external serial clock at SCLK to issue commands or access data from the MAX11270.

Functional Diagram



Detailed Description

The MAX11270 is an ultra-low power ADC that resolves a very high dynamic range. This ADC is capable of resolving microvolt-level changes to the analog input, making it a good fit for seismic, instrumentation, and ATE applications. The user can select between programmable gain amplifier, unity-gain buffer or connect directly to the delta-sigma sampling network.

The MAX11270 includes a high-accuracy internal oscillator that requires no external components. Data is output through a serial interface at sample rates up to 12.8ksps with no data latency and 64ksps continuous. The MAX11270 has a fifth-order digital SINC filter.

The MAX11270 is highly configurable via the internal registers, which can be accessed via the SPI interface. This includes PGA gain selection, offset and gain calibration, and a scalable sample rate to optimize performance.

System Clock

The MAX11270 incorporates a highly stable internal oscillator that provides the system clock. The system clock is trimmed to 8.192MHz and is divided further down to run the digital and analog timing.

Voltage Reference Inputs

The MAX11270 provide differential inputs REFP and REFN for an external reference voltage. Connect the external reference directly across the REFP and REFN pins to obtain the differential reference voltage. The V_{REFP} should always be greater than V_{REFN} and the common-mode voltage range is between 1V and $V_{AVDD} - 1V$.

Analog Inputs

The MAX11270 measures a pair of differential analog inputs (AINP, AINN) in buffered, direct connect or PGA. See the [Control 2 Register \(Read/Write\)](#) section for programming and enabling the PGA, buffers, or direct connect. The default configuration is direct connect, with both PGA and input buffers powered down.

Input Buffers

The input buffer isolates the inputs from the capacitive load presented by the modulator, allowing for high source-impedance analog transducers.

Bypass/Direct Connect

The MAX11270 offers the option to bypass both buffers and PGA and route the analog inputs directly to the modulator. This option lowers the power of the part since both buffers and PGA are shut off.

Programmable Gain Amplifier (PGA)

The integrated PGA provides gain settings from 1x to 128x. See the [Control 2 Register \(Read/Write\)](#) section for enabling and programming the PGA. The PGA configuration is shown in [Figure 1](#). Direct connection is available to bypass the PGA enabling direct connection to the modulator. The PGA's absolute input voltage range is CMIRNG and the PGA output voltage range is V_{OUTRNG} as specified in the [Electrical Characteristics](#). The PGA output common-mode voltage is the same as the input common-mode voltage.

Note that linearity and performance degrade when the usable input common-mode voltage of the PGA is exceeded. The usable input common-mode range and output common-mode range are shown in [Figure 2](#). The following equations describe the relationship between the analog inputs and PGA output.

AINP = Positive input to the PGA

AINN = Negative input to the PGA

CAPP = Positive output of PGA

CAPN = Negative output of PGA

V_{CM} = Input common mode

GAIN = PGA gain

V_{REF} = ADC reference input voltage

$V_{IN} = V_{AINP} - V_{AINN}$

Note: Input voltage range is limited by the reference voltage as described by $V_{IN} \leq \pm V_{REF}/GAIN$

$$V_{CM} = \frac{(V_{AINP} + V_{AINN})}{2}$$

$$V_{CAPP} = V_{CM} + GAIN \times (V_{AINP} - V_{CM})$$

$$V_{CAPN} = V_{CM} - GAIN \times (V_{CM} - V_{AINN})$$




Figure 1. PGA Structure

Input Voltage Range

The ADC input range is programmable for bipolar ($-V_{REF}$ to $+V_{REF}$) or unipolar (0 to V_{REF}) ranges. The U/B bit in the CTRL1 register configures the MAX11270 for unipolar or bipolar transfer functions. See Figure 2.

Noise Performance vs. Data Rate

The MAX11270 offers software-selectable output data rates in order to optimize data rate and noise. The RATE bits in the command byte determines the ADC's output data rate. The MAX11270 offers zero latency in single-cycle conversion mode. Set SCYCLE = 0 in the CTRL1 register to run in continuous conversion mode and SCYCLE = 1 for single-cycle conversion mode.

Single-cycle conversion mode gives an output result with no data latency for up to 12.8ksps. In continuous conversion mode, the maximum output data rate is 64ksps. In continuous conversion mode, the output data requires four additional 24-bit cycles to settle from an input step. For optimal SNR vs. power, it is recommended to use different PGA modes. For gain settings 8 and below, use low-power PGA mode, for gain setting above 8, use low-noise PGA mode.




Figure 2. Usable Input and Output Common-Mode Range

Table 1. Continuous Mode SNR (dB) vs Data Rate and PGA Gain with Sinc Filter*

DATA RATE (sps)	DIRECT CONNECT	BUFFER	PGA ENABLED: GAIN SETTING															
			1		2		4		8		16		32		64		128	
			LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP
1.9	129.8	130.2	128.8	128.7	130.0	129.5	129.8	129.8	130.0	130.0	129.7	129.7	130.0	129.5	128.7	127.6	126.1	124.0
3.9	129.8	129.9	128.6	128.5	130.1	129.9	130.0	129.7	129.9	129.7	129.4	129.4	129.6	128.8	127.9	126.9	124.3	122.6
7.8	129.4	129.8	128.4	128.3	129.9	129.6	129.7	129.6	129.5	129.5	129.5	129.3	128.6	127.7	126.6	125.4	122.3	120.2
15.6	129.3	129.5	128.2	128.2	129.5	129.5	129.6	129.5	129.2	129.0	128.7	127.8	127.9	126.5	124.8	123.4	119.7	117.0
31.2	125.5	125.6	124.4	124.2	125.7	125.5	125.7	125.5	125.2	125.2	124.9	124.7	123.9	123.5	121.3	120.2	116.6	114.7
62.5	123.4	123.6	122.3	122.1	123.6	123.4	123.5	123.5	123.2	123.2	122.8	122.7	121.6	121.2	118.8	117.5	113.8	111.9
125	119.9	119.9	118.7	118.6	120.0	120.0	119.9	119.9	119.7	119.7	119.4	119.3	118.4	117.8	115.7	114.3	110.8	108.8
250	117.9	118.0	116.7	116.7	118.0	118.0	117.9	117.9	117.7	117.8	117.3	117.1	116.1	115.4	113.1	111.6	108.0	105.9
500	114.1	114.2	113.0	112.9	114.2	114.2	114.1	114.1	114.0	114.0	113.6	113.5	112.6	112.0	110.0	108.4	105.0	102.9
1000	112.0	112.1	110.9	110.8	112.2	112.2	112.0	112.0	111.9	111.9	111.5	111.2	110.3	109.5	107.3	105.7	102.2	100.0
2000	108.1	108.2	106.9	106.9	108.3	108.3	108.2	108.2	108.1	108.1	107.8	107.5	106.8	106.1	104.2	102.6	99.2	97.1
4000	106.1	106.2	104.9	104.9	106.2	106.2	106.1	106.1	106.0	106.0	105.6	105.3	104.5	103.8	101.8	100.2	96.7	94.6
8000	102.2	102.3	101.0	101.0	102.4	102.4	102.3	102.3	102.2	102.2	102.0	101.7	101.2	100.6	99.0	97.6	94.4	92.4
16000	100.2	100.3	99.0	99.0	100.3	100.4	100.3	100.3	100.2	100.2	100.0	99.9	99.4	99.0	97.5	96.3	93.2	91.3
32000	96.2	96.3	95.1	95.1	96.4	96.4	96.3	96.4	96.3	96.3	96.2	96.0	95.7	95.3	94.1	93.0	90.2	88.4
64000	94.2	94.2	93.0	92.9	94.3	94.4	94.2	94.2	94.2	94.2	94.1	93.9	93.6	93.2	91.9	90.8	87.9	86.2

* $V_{IN} = 0V$, $V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{REF} = 3.6V$, $T_A = +25^{\circ}C$, external clock. Data taken with PGA output 150mV from AVDD and AVSS. This table is not tested and is based on characterization data.

Table 2. Continuous Mode Input-Referred Noise (μV_{RMS}) vs. Data Rate and PGA Gain with Sinc Filter*

DATA RATE (sps)	DIRECT CONNECT	BUFFER	PGA ENABLED: GAIN SETTING															
			1		2		4		8		16		32		64		128	
			LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP
1.9	0.825	0.805	0.837	0.838	0.451	0.475	0.220	0.217	0.109	0.110	0.058	0.057	0.029	0.031	0.017	0.019	0.011	0.020
3.9	0.824	0.833	0.857	0.865	0.446	0.455	0.215	0.222	0.111	0.113	0.060	0.060	0.030	0.034	0.018	0.021	0.013	0.016
7.8	0.866	0.844	0.875	0.878	0.452	0.471	0.221	0.223	0.116	0.117	0.060	0.061	0.034	0.038	0.021	0.024	0.016	0.021
15.6	0.868	0.865	0.893	0.878	0.476	0.476	0.224	0.225	0.120	0.123	0.065	0.072	0.037	0.044	0.026	0.031	0.022	0.030
31.2	1.350	1.368	1.391	1.412	0.741	0.750	0.352	0.357	0.190	0.189	0.101	0.103	0.058	0.062	0.039	0.044	0.032	0.039
62.5	1.717	1.717	1.766	1.800	0.938	0.957	0.455	0.453	0.239	0.238	0.129	0.131	0.076	0.080	0.052	0.060	0.043	0.054
125	2.580	2.611	2.658	2.682	1.418	1.427	0.684	0.686	0.355	0.355	0.191	0.194	0.111	0.119	0.075	0.087	0.061	0.077
250	3.238	3.283	3.346	3.370	1.786	1.790	0.860	0.865	0.447	0.449	0.243	0.249	0.144	0.156	0.101	0.120	0.085	0.108
500	5.031	5.084	5.177	5.211	2.758	2.764	1.333	1.332	0.686	0.690	0.370	0.378	0.214	0.232	0.145	0.172	0.120	0.153
1000	6.385	6.439	6.586	6.600	3.500	3.501	1.692	1.693	0.878	0.886	0.476	0.490	0.281	0.309	0.197	0.236	0.166	0.212
2000	9.980	10.059	10.352	10.315	5.454	5.484	2.633	2.637	1.360	1.370	0.728	0.747	0.420	0.456	0.282	0.335	0.232	0.295
4000	12.674	12.749	13.146	13.073	6.956	6.932	3.339	3.353	1.723	1.743	0.931	0.963	0.545	0.594	0.372	0.445	0.311	0.395
8000	19.739	19.953	20.455	20.371	10.814	10.830	5.198	5.204	2.674	2.695	1.421	1.456	0.799	0.857	0.512	0.599	0.403	0.510
16000	24.895	25.179	25.751	25.728	13.670	13.602	6.556	6.568	3.364	3.373	1.773	1.808	0.980	1.036	0.607	0.698	0.465	0.576
32000	39.335	39.649	40.563	40.547	21.501	21.502	10.328	10.287	5.260	5.292	2.758	2.807	1.510	1.579	0.905	1.017	0.659	0.811
64000	49.899	50.430	51.554	51.724	27.340	27.206	13.142	13.149	6.729	6.740	3.519	3.590	1.920	2.023	1.165	1.313	0.855	1.040

* $V_{IN} = 0V$, $V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{REF} = 3.6V$, $T_A = +25^\circ C$, external clock. This table is not tested and is based on characterization data.

Table 3. Single-Cycle Mode SNR (dB) vs. Data Rate and PGA Gain with Sinc Filter*

DATA RATE (sps)	DIRECT CONNECT	BUFFER	PGA ENABLED: GAIN SETTING															
			1		2		4		8		16		32		64		128	
			LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP
50	123.9	123.6	119.0	119.0	121.9	121.9	123.3	123.3	123.2	123.2	123.0	122.7	122.0	121.1	119.1	117.6	114.1	112.1
62.5	124.0	123.4	119.0	119.0	121.7	121.7	123.1	123.1	123.0	123.0	122.8	122.3	121.5	120.5	118.7	116.7	113.1	111.2
100	120.1	119.8	115.3	115.2	118.1	118.1	119.5	119.6	119.3	119.2	119.2	118.9	118.0	117.5	115.7	114.4	111.0	108.9
125	120.2	119.9	115.2	115.1	118.1	118.1	119.4	119.3	119.3	119.2	119.0	118.8	118.0	117.1	115.2	113.5	110.1	108.1
200	118.2	117.6	113.0	113.0	116.0	116.0	117.3	117.3	117.3	117.2	116.9	116.7	115.8	115.0	112.9	111.4	107.9	105.7
250	118.0	117.6	113.0	113.0	115.9	115.9	117.3	117.3	117.1	117.1	116.8	116.4	115.4	114.5	112.3	110.6	107.2	104.9
400	114.2	113.8	109.1	109.1	112.1	112.0	113.5	113.5	113.4	113.3	113.1	112.8	112.2	111.5	109.6	108.0	104.8	102.6
500	114.2	113.7	109.1	109.1	112.0	112.0	113.4	113.4	113.2	113.2	112.9	112.5	111.8	110.9	108.8	107.3	103.7	101.6
800	112.0	111.7	107.0	107.1	109.9	110.0	111.3	111.3	111.2	111.1	110.8	110.5	109.6	108.7	106.6	105.0	101.4	99.2
1000	112.0	111.6	107.0	106.9	109.9	109.8	111.2	111.2	111.1	110.9	110.6	110.1	109.1	108.0	105.8	103.9	100.3	98.2
1600	108.1	107.7	103.1	103.1	106.0	106.0	107.4	107.3	107.3	107.1	106.8	106.5	105.6	104.8	102.7	101.1	97.5	95.3
2000	107.9	107.5	103.0	102.9	105.9	105.8	107.2	107.2	107.1	106.9	106.5	106.1	105.0	103.9	101.5	99.8	96.2	94.0
3200	106.0	105.6	101.0	101.0	103.9	103.9	105.2	105.2	105.1	105.0	104.6	104.2	103.2	102.2	99.9	98.2	94.6	92.4
4000	105.8	105.4	100.8	100.8	103.7	103.7	105.0	105.0	104.8	104.7	104.2	103.7	102.4	101.3	98.8	97.0	93.2	91.1
6400	101.9	101.5	96.9	96.9	99.8	99.8	101.2	101.2	101.0	100.9	100.5	100.1	99.0	98.0	95.7	93.9	90.2	88.2
12800	101.4	100.9	96.4	96.3	99.2	99.2	100.6	100.5	100.3	100.1	99.5	98.9	97.5	96.4	93.7	91.9	88.1	86.0

* $V_{IN} = 0V$, $V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{REF} = 3.6V$, $T_A = +25^{\circ}C$, external clock. Data taken with PGA output 150mV from AVDD and AVSS. This table is not tested and is based on characterization data.

Table 4. Single-Cycle Mode Input-Referred Noise (μVRMS) vs. Data Rate and PGA Gain with Sinc Filter*

DATA RATE (sps)	DIRECT CONNECT	BUFFER	PGA ENABLED: GAIN SETTING															
			1		2		4		8		16		32		64		128	
			LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP
50	1.620	1.614	1.655	1.643	0.835	0.833	0.423	0.420	0.219	0.219	0.115	0.120	0.067	0.074	0.046	0.055	0.038	0.048
62.5	1.604	1.652	1.648	1.633	0.850	0.847	0.432	0.433	0.225	0.224	0.118	0.125	0.071	0.079	0.049	0.061	0.043	0.054
100	2.502	2.517	2.524	2.571	1.298	1.285	0.653	0.651	0.344	0.346	0.179	0.186	0.105	0.112	0.068	0.080	0.055	0.070
125	2.479	2.493	2.566	2.580	1.296	1.293	0.666	0.670	0.343	0.347	0.183	0.187	0.105	0.117	0.073	0.088	0.061	0.077
200	3.136	3.232	3.298	3.234	1.655	1.644	0.842	0.834	0.432	0.435	0.232	0.240	0.136	0.150	0.094	0.112	0.078	0.101
250	3.204	3.248	3.297	3.301	1.669	1.649	0.847	0.844	0.439	0.441	0.237	0.248	0.142	0.158	0.101	0.122	0.085	0.111
400	4.961	5.031	5.144	5.151	2.580	2.601	1.311	1.310	0.675	0.684	0.361	0.374	0.206	0.224	0.138	0.165	0.112	0.144
500	4.976	5.076	5.153	5.095	2.603	2.612	1.326	1.331	0.688	0.690	0.368	0.388	0.216	0.238	0.151	0.179	0.127	0.162
800	6.371	6.380	6.556	6.533	3.302	3.298	1.682	1.691	0.869	0.881	0.469	0.487	0.277	0.307	0.194	0.234	0.165	0.212
1000	6.381	6.480	6.597	6.628	3.337	3.344	1.710	1.710	0.883	0.899	0.484	0.509	0.294	0.333	0.214	0.264	0.187	0.240
1600	9.983	10.128	10.317	10.336	5.197	5.227	2.648	2.658	1.367	1.390	0.743	0.771	0.440	0.484	0.306	0.368	0.260	0.333
2000	10.201	10.312	10.479	10.516	5.283	5.299	2.699	2.708	1.403	1.434	0.772	0.809	0.473	0.534	0.350	0.425	0.303	0.389
3200	12.812	12.905	13.183	13.192	6.664	6.649	3.391	3.406	1.764	1.786	0.963	1.006	0.583	0.649	0.419	0.511	0.363	0.466
4000	12.996	13.159	13.416	13.415	6.764	6.795	3.464	3.474	1.815	1.843	1.010	1.071	0.634	0.723	0.478	0.591	0.425	0.544
6400	20.411	20.637	21.067	21.080	10.571	10.598	5.395	5.426	2.816	2.842	1.546	1.617	0.940	1.056	0.686	0.837	0.600	0.758
12800	21.755	21.988	22.412	22.461	11.320	11.330	5.806	5.855	3.051	3.129	1.724	1.847	1.114	1.277	0.860	1.056	0.769	0.975

* $V_{IN} = 0V$, $V_{AVDD} = 3.6V$, $V_{AVSS} = 0V$, $V_{REF} = 3.6V$, $T_A = +25^\circ\text{C}$, external clock. Data taken with PGA output 150mV from AVDD and AVSS. This table is not tested and is based on characterization data.

Power-On Reset

The MAX11270 contains power-on reset (POR) supply monitoring circuitry on both the digital supply (DVDD) and the positive analog supply (AVDD). The POR circuitry ensures proper device default conditions after either a digital or analog power-sequencing event.

The digital POR trigger threshold is typically 1.2V with respect to V_{DGND} and has 100mV of hysteresis. The analog POR trigger threshold is typically 1.25V with respect to V_{AVSS} and has 100mV of hysteresis. Both POR circuits have lowpass filters that prevent high-frequency supply glitches from triggering the POR.

Power-Down Modes

The MAX11270 can be powered down via the IMPD bit in the command byte. The PD[1:0] bits of the CTRL1 register are used to select the power-down state. The SPI remains fully functional in all power-down states.

Sleep Mode: The sleep mode can be set by writing 01 to the PD[1:0] bits. In this state the internal subregulator that powers the digital core is powered off. This is the lowest power state for the device.

Standby Mode (10): The standby mode is set by writing 10 to the PD[1:0] bits. In this mode the device is not active, but the internal subregulator is still powered on. This allows conversions to start immediately after receiving a start conversion command.

Table 5. MAX11270 Command Behavior from Pin (RSTB, SYNC) and SPI (RESET, SYNC_SPI)

COMMAND ISSUED	COMMAND-ISSUED VIA	STATE BEFORE COMMAND	STATE AFTER COMMAND	TRANSITION TIME (MAX)	COMMAND INTERPRETATION AND RESULTING CHIP STATE
RESET SPI or PIN	SPI, PIN	STBY	STBY	—	Chip POR
		SLEEP	STBY	5ms	Chip POR
		Calibration	STBY	—	Calibration stops, chip POR
		Conversion	STBY	—	Conversion stops, chip POR
IMPD CTRL1:PD='01' SLEEP Mode	SPI	STBY	SLEEP	—	Chip changes from STBY to SLEEP
		SLEEP	SLEEP	—	Chip remains in SLEEP
		Calibration	SLEEP	—	Calibrations stop
		Conversion	SLEEP	—	Conversion stop
IMPD CTRL1:PD='10' STBY Mode	SPI	STBY	STBY	—	Chip remains in standby
		SLEEP	STBY	—	Chip changes from SLEEP to standby
		Calibration	STBY	—	Calibrations stop, chip changes to standby
		Conversion	STBY	—	Conversions stop, chip changes to standby

**Table 5. MAX11270 Command Behavior from Pin (RSTB, SYNC) and SPI (RESET, SYNC_SPI)
(continued)**

COMMAND ISSUED	COMMAND- ISSUED VIA	STATE BEFORE COMMAND	STATE AFTER COMMAND	TRANSITION TIME (MAX)	COMMAND INTERPRETATION AND RESULTING CHIP STATE
SYNC	SPI, PIN	STBY	STBY	—	SYNC ignored, chip remains in STBY mode
		Calibration	Calibration	—	SYNC ignored
		Conversion	Conversion	—	Pulse SYNC mode, conversions restart
		Conversion	Conversion	—	Continuous SYNC mode, 1 st SYNC rising edge set clock counter, subsequent rising edges are compared against clock counter. If count is off by more than ± 1 clock counts then restart conversions otherwise do nothing and continue conversions in progress. If a SYNC rising edge occurs before the first RDYB asserts after conversions are started then SYNC is ignored. Once the first RDYB asserts, all subsequent SYNC rising edges are evaluated.
CMD Register Write	SPI	STBY	STBY	—	Chip remains in standby
		SLEEP	SLEEP	—	Chip remains in SLEEP
		Calibration	STBY	—	Calibration stops, chip goes to STBY mode
		Conversion	STBY	—	Conversion stops, chip goes to STBY mode
Convert Command Write	SPI	STBY	Conversion	—	Exit standby, conversion starts
		SLEEP (SPI)	Conversion	—	Exit SLEEP mode, conversion starts
		Calibration	Conversion	—	Calibration stops then a new conversion starts
		Conversion	Conversion	—	Conversion stops and a new conversion starts

Digital Filters

The digital filter is a mode-configurable digital filter and decimator that processes a one-bit data stream from the fourth order delta-sigma modulator and implements a fifth order SINC function with an averaging function to produce a 24-bit wide data stream.

SINC Filter

The SINC filter allows MAX11270 to achieve very high SNR. One feature of the fifth order SINC filter is a bandwidth that is about twenty percent of the data rate. The following example shows 3dB BW of about 3kHz for 16ksps data rate.

Serial Interface

The MAX11270 interface is fully compatible with SPI, QSPI™, and MICROWIRE®-standard serial interfaces. The SPI interface provides access to on-chip registers that are 8 bits to 24 bits wide.

Chip Select (CSB)

CSB is an active-low chip-select input to communicate with the MAX11270. CSB transitioning from low to high is used to reset the SPI interface. When CSB is low, data

is clocked into the device from DIN on the rising edge of SCLK. Data is clocked out of DOUT on the falling edge of SCLK. When CSB is high, SCLK and DIN are ignored and DOUT is high impedance allowing DOUT to be shared with other devices.

SCLK (Serial Clock)

The serial clock (SCLK) is used to synchronize data communication between the host device and the MAX11270. Data is shifted in on the rising edge of SCLK and data is shifted out on the falling edge of SCLK. SCLK remains low when not active.

DIN (Serial Data Input)

Data present on DIN is clocked into internal registers on the rising edge of SCLK.

QSPI is a trademark of Motorola, Inc.

MICROWIRE is a registered trademark of National Semiconductor Corp.




Figure 3a. SINC Magnitude Response




Figure 3b. SINC Mag Response Zoomed-In

DOUT (Serial Data Output)

The DOUT pin is actively driven when CSB is low and high impedance when CSB is high. Data are shifted out on DOUT on the falling edge of SCLK.

Data Ready (RDYB)

The RDYB output displays the conversion status. RDYB is forced low when a conversion result is ready for read-out and remains low until the user reads the conversion result. RDYB returns high after SCLK is pulled high, following a complete read of the data register. RDYB also resets high for 4 master clock cycles prior to DATA register update (see Figure 4).

When the modulator is in one of the continuous operating modes and the part has either experienced a RESET, SYNC, or POR event, then the RDYB pin will remain high until the selected filter is settled. If the SINC filter is selected then RDYB remains high for five t_{CNV} times and afterwards data appears at each t_{CNV} .

The conversion status can also be determined by reading the MSTAT bit in the STAT1 register.

SPI Incomplete Write Command Termination

In case of register writes, the register values get updated every 8th clock cycle with a byte of data starting from the MSB. A minimum of 16 SCLKs are needed to write the first byte of data in a multibyte register or for an 8-bit register. For example, a 24-bit register write requires 8 SCLKs for register access byte and 24 SCLKs (data bits to be written). If only 15 SCLKs were issued out of 32 expected, the register value will not be updated. At least 16 SCLKs are required to update the MSB byte. For example, when the user issues a write command for a 24-bit register write and terminates after 16 SCLKs, only the MSB byte, bits 23 to 16 of the register are updated. Bits 15 to 0 retain the old value of the register.




Figure 4. DATA Ready Timing for All Conversion Modes

SPI Incomplete Read Command Termination

The SPI interface stays in read mode for as long as CSB stays low independent of the number of SCLKs issued. The CSB pin must be toggled high to remove the device from the bus and reset the internal SPI controller. Any activity on the DIN pin is ignored while in the register read mode. The read operation is terminated if the CSB pin is toggled high before the maximum number of SCLK is issued.

When reading from DATA registers, the behavior of RDYB will depend on how many bits are read. If at least 23 bits are read, the read operation is complete and RDYB resets to high. If the user reads less than 23 bits, internally the logic considers the read incomplete, and RDYB stays low. The user can initiate a new read within the same conversion cycle and the new 24-bit read must complete before the next DATA register update.

SPI Timing Characteristics

The SPI timing diagrams illustrating command byte and register access operations are shown in [Figure 4](#) to [Figure 7](#). The MAX11270 timing allows for the input data to be changed by the user at both rising and falling edges of SCLK. The data read out by the device on SCLK falling edges can be sampled by the user on subsequent rising or falling edges.




Figure 5. SPI Register Write Timing Diagram




Figure 6. SPI Register Read Timing Diagram




Figure 7. SPI Data Readout Timing Diagram




Figure 8. SPI Command Byte Timing Diagram

Modes and Registers

The MAX11270 interface operates in two modes, conversion mode or register access mode, which is selected by the command byte. Every SPI transaction to the MAX11270 starts with a command byte. The command byte begins with a START bit (B7), which must be set to 1. The next bit is the MODE bit (B6), which selects between conversion mode or register access mode. Based on the mode selection the remaining bits in the command byte get decoded accordingly.

If the command byte is for a register read/write request, hold CSB low for the entire read or write operation and pull CSB high at the end of the command. For example, if the command is to read a 24-bit data register; hold CSB low for 32 SCLK cycles (8 cycles of command plus 24 cycles of data). CSB transitions must not occur near the rising edge of SCLK and must conform to the setup and hold timing detailed in the timing section.

Pulling CSB from low to high ends the current SPI transaction. If CSB is pulled high in the middle of a register write command, the registers will retain any partially written data. This does not cause a change in state of any internal register that was being accessed for read or write

Conversion Mode (MODE = 0)

Table 6. Command Byte for Conversion Modes (MODE = 0)

BIT	B7 (MSB)	B6	B5	B4	B3	B2	B1	B0
BIT NAME	START = 1	MODE = 0	CAL	IMPD	RATE3	RATE2	RATE1	RATE0

Set the MODE bit to 0 to: start a conversion with a rate defined by RATE[3:0], immediately power down the part or perform a calibration.

The CAL bit (B5) determines if a calibration is to be performed. Set CAL = 1 to perform a calibration, for all other operations set CAL = 0. The calibration is done based on the setting of the calibration bits CTRL 5. Also see discussion on calibration in the following sections.

The IMPD bit (B4) controls the software power-down. Set IMPD = 1 to power down the MAX11270 and enter sleep mode or standby mode, based on the setting of the PD Bits in CTRL1, once the command byte is complete. The power-down status does not change until another command byte is received that is interpreted as a conversion byte (MODE = 0, IMPD = 0). Set IMPD = 0 for normal operation.

The data rate bits RATE[3:0] determine the conversion speed. The speed table is shown later in [Table 7](#).

Register Access Mode (MODE = 1)

Table 7. Command Byte for Register Access Mode (MODE = 1)

BIT	B7 (MSB)	B6	B5	B4	B3	B2	B1	B0
BIT NAME	START = 1	MODE = 1	RS4	RS3	RS2	RS1	RS0	R/W

MODE 1 or Register Access Mode is used for reading from and writing to the registers of the MAX11270. Set the MODE bit (B6) = 1 to configure the command byte for Register Access Modes.

The bits RS[4:0] determine the register that is addressed as shown in [Table 6](#).

The R/W bit enables either a read or a write of the register. Set R/W = 0 to write to the selected register and R/W = 1 to read from the selected register.

Register Map

Register Address Map

There are 14 registers that can be accessed in the MAX11270. The majority of registers can be both written to and read from, but the STAT and DATA registers are read only. The RAM and SYNC are not physical registers, but addresses to enable special operating modes.

Table 8. Register Address Map

REGISTER NAME	R/W	ADDRESS SELECT RS[3:0]	B7	B6	B5	B4	B3	B2	B1	B0
STAT	R	0x0	INRESET	ERROR	—	—	PDSTAT1	PDSTAT0	RDERR	AOR
			RATE3	RATE2	RATE1	RATE0	SYSGOR	DOR	MSTAT	RDY
CTRL1	R/W	0x1	EXTCK	SYNCMODE	PD1	PD0	U/~B	FORMAT	SCYCLE	CONTSC
CTRL2	R/W	0x2	DGAIN1	DGAIN0	BUFEN	LPMODE	PGAEN	PGAG2	PGAG1	PGAG0
CTRL3	R/W	0x3	—	—	ENMSYNC	MODBITS	DATA32	—	—	—
CTRL4	R/W	0x4	—	DIR3	DIR2	DIR1	—	DIO3	DIO2	DIO1
CTRL5	R/W	0x5	CAL1	CAL0	—	—	NOSYSG	NOSYSO	NOSCG	NOSCO
DATA	R	0x6	D[23:0]							
SOC_SPI	R/W	0x7	B[23:0]							
SGC_SPI	R/W	0x8	B[23:0]							
SCOC_SPI	R/W	0x9	B[23:0]							
SCGC_SPI	R/W	0xA	B[23:0]							
RAM	R/W	0xC	Address space only, not a physical register. Please contact factory for instructions on using internal RAM function.							
SYNC_SPI	W	0xD	Address space only, not a physical register. Please contact factory for instructions on using internal RAM function.							
SOC_ADC	R	0x15	B[23:0]							
SGC_ADC	R	0x16	B[23:0]							
SCOC_ADC	R	0x17	B[23:0]							
SCGC_ADC	R	0x18	B[23:0]							

Status Register (Read Only)

The 16-bit status register is a read-only register that indicates the following: power-down status, if the modulator was reset or overloaded, the data rate, overrange condition, when a measurement is in progress and when a measurement is complete.

BIT	B15	B14	B13	B12	B11	B10	B09	B08	B07	B06	B05	B04	B03	B02	B01	B00
BIT NAME	INRESET	ERROR	—	—	PDSTAT1	PDSTAT0	RDERR	AOR	RATE3	RATE2	RATE1	RATE0	SYSGOR	DOR	MSTAT	RDY
DEFAULT	0	0	1	1	1	0	0	0	1	0	0	1	0	0	0	0

BIT	DEFAULT	LABEL	FUNCTION
00	0	RDY	Ready bit. RDY = 1 when a new conversion result is available. A read of the DATA register resets RDY = 0. The function of the RDY bit is redundant and is duplicated by RDYB pin.
01	0	MSTAT	Measurement status bit. MSTAT = 1 indicates that a conversion, self-calibration, or system calibration is in progress and that the modulator is busy. When the modulator is not converting, MSTAT = 0.
02	0	DOR	Data overrange bit. DOR = 1 indicates that the conversion result has exceeded the maximum or minimum value and that the result has been clipped or limited to the maximum value. DOR = 0 when the conversion result is within the full-scale range.
03	0	SYSGOR	System gain overrange bit. SYSGOR = 1 indicates that a system gain calibration was overranged. The SGC calibration coefficient maximum value is 1.9999999.
04	1	RATE0	Data rate bits. See Table 13. The RATE bits indicate the conversion rate that corresponds to the result in the DATA register or the rate that was used for calibration coefficient calculation. Note: RATE bits always show the rate of previous conversion and not the rate of the conversion in progress.
05	0	RATE1	
06	0	RATE2	
07	1	RATE3	
08	0	AOR	Analog overrange bit. AOR = 1 when the modulator detects that the analog input voltage exceeds 1.3 x full-scale range.
09	0	RDERR	Data read error bit. RDERR = 1 when new result is being written to the DATA register while user is reading from the DATA register. RDERR = 0 otherwise.
10	0	PDSTAT0	00: ADC is converting 01: Device is fully powered down
11	1	PDSTAT1	10: In standby mode with modulator powered OFF but subregulator powered ON. 11: Reserved.
12	1	—	—
13	1	—	—
14	0	ERROR	Error bit. ERROR = 1 when CAL[1:0] bits are set to invalid setting of 11.
15	0	INRESET	In reset bit. INRESET = 1 when software reset is initiated till the part exits reset mode.

Table 9. Programmable Conversion Rates

RATE[3:0]	CONTINUOUS DATA RATE, SCYCLE = 0	SCYCLE = 1 SINGLE-CYCLE CONTINUOUS DATA RATE (sps)
	SINC FILTER (sps)	
0000	1.9	50
0001	3.9	62.5
0010	7.8	100
0011	15.6	125
0100	31.2	200
0101	62.5	250
0110	125	400
0111	250	500
1000	500	800
1001	1000	1000
1010	2000	1600
1011	4000	2000
1100	8000	3200
1101	16000	4000
1110	32000	6400
1111	64000	12800

*Continuous data rate with SCYCLE = 0, single cycle with CONTSC = 1, SCYCLE = 1.

Control Registers

These are registers reserved for configuring the MAX11270.

Control 1 Register (Read/Write)

The CTRL1 register is an 8-bit read/write register. The byte written to the CTRL1 register determines the clock setting, synchronization mode, power-down or reset state, input range is unipolar or bipolar, data output is two's complement or offset binary, and conversion mode is in single cycle or continuous.

BIT	B07	B06	B05	B04	B03	B02	B01	B00
BIT NAME	EXTCK	SYNC	PD1	PD0	U/ \bar{B}	FORMAT	SCYCLE	CONTSC
DEFAULT	0	0	0	0	0	0	1	0

BIT	DEFAULT	LABEL	FUNCTION	
00	0	CONTSC	Continuous single-cycle bit. Set CONTSC = 1 to select continuous conversions. Set CONTSC = 0 to select a single conversion.	
01	1	SCYCLE	Single-cycle control bit. Set SCYCLE = 1 to select single-cycle mode. The MAX11270 completes one no-latency conversion and then powers down into a leakage-only state. Set SCYCLE = 0 to select continuous conversion mode.	
02	0	FORMAT	Bipolar range format bit. When reading bipolar data, set FORMAT = 0 to select two's complement and FORMAT = 1 to select offset binary. The data from unipolar range is always formatted in offset binary format.	
03	0	U/ \bar{B}	U/ \bar{B} : Unipolar/bipolar bit. Set U/ \bar{B} = 1 to select the unipolar input range (0 to V_{REF}). Set U/ \bar{B} = 0 to select the bipolar input range ($\pm V_{REF}$).	
04	0	PD0	00	Normal power-up state. This is the default state.
			01	Sleep Mode—Powers down the subregulator and the entire digital circuitry. Upon resumption of power to the digital the PD[1:0] reverts to the default state of '00'.
05	0	PD1	10	Standby power—Powers down the analog blocks leaving the subregulator powered up.
			11	Resets all registers to POR state leaving the subregulator powered. The PD[1:0] bits are reset to '00'. The operation of this state is identical to the RSTB pin.
06	0	SYNC	Set SYNC = 1 to select continuous synchronization mode. Set SYNC = 0 to select pulse synchronization mode.	
07	0	EXTCK	External clock bit. Set EXTCLK = 1 to select the external clock as the system clock. Set EXTCLK = 0 to select the internal oscillator as the system clock.	

Control 2 Register (Read/Write)

The CTRL2 register is an 8-bit read/write register. The byte written to the CTRL2 register determines the digital and analog gain settings, and whether the buffers or PGA is enabled.

BIT	B07	B06	B05	B04	B03	B02	B01	B00
BIT NAME	DGAIN1	DGAIN0	BUFEN	LPMODE	PGAEN	PGAG2	PGAG1	PGAG0
DEFAULT	0	0	0	0	0	0	0	0

BIT	DEFAULT	LABEL	FUNCTION	
00	0	PGA0	000	X1
			001	X2
			010	X4
01	0	PGA1	011	X8
			100	X16
			101	X32
02	0	PGA2	110	X64
			111	X128
03	0	PGAEN	PGA Enable Bit. Set PGAEN = 1 to enable the PGA. Set PGAEN = 0 to disable the PGA.	
04	0	LPMODE	PGA Low Power. Set LPMODE = 1 for lower power. Set LPMODE = 0 for standard power.	
05	0	BUFEN	Analog input buffer enable bit. Set BUFEN = 1 to enable the analog input buffers. Set BUFEN = 0 to disable the analog input buffers.	
06	0	DGAIN0	00	x1
			01	x2
07	0	DGAIN1	10	x4
			11	x8

Control 3 Register (Read/Write)

The CTRL3 register is an 8-bit read/write register. The byte written to the CTRL3 register determines the operation of the modulator output.

BIT	B07	B06	B05	B04	B03	B02	B01	B00
BIT NAME	—	—	ENMSYNC	MODBITS	DATA32	—	—	—
DEFAULT	0	1	1	0	0	0	0	1

BIT	DEFAULT	LABEL	FUNCTION
00	1	—	Reserved bit
01	0	—	Reserved bit
02	0	—	Reserved bit
03	0	DATA32	32-bit data mode bit. Set DATA32 = 1 to read 32 bits of data at DOUT. Set DATA32 = 0 for 24-bit data reads at DOUT. See the <i>Data Register</i> section.
04	0	MODBITS	Modulator output mode enable bit. Set MODBITS = 1 to enable the modulator output on DOUT and GPIO1. Set MODBITS = 0 for standard data output mode on DOUT.
05	1	ENMSYNC	Modulator synchronization pulse enable bit. Set ENMSYNC = 1 to enable the synchronization pulse for modulator output mode. Set ENMSYNC = 0 to disable the synchronization pulse for modulator output mode.
06	1	—	Reserved bit
07	0	—	Reserved bit

Control 4 Register (Read/Write)

The CTRL4 register is an 8-bit read/write register. The byte written to the CTRL4 register determines whether the GPIOs are inputs or outputs, and whether they are enabled.

BIT	B07	B06	B05	B04	B03	B02	B01	B00
BIT NAME	—	DIR3	DIR2	DIR1	—	DIO3	DIO2	DIO1
DEFAULT	0	0	0	0	1	1	1	1

BIT	DEFAULT	LABEL	FUNCTION
00	1	DIO1	GPIO bit values. When GPIO is configured as an output, set the DIO bits = 0 to set the associated GPIO output as a 0. When GPIO are configured as inputs, these bits indicate the pin status.
01	1	DIO2	
02	1	DIO3	
03	1	—	GPIO direction bits. Set the DIR bits = 0 to configure the associated GPIO as an input. The value returned by a read of the DIO bit is the value being driven on the pin. Set the DIR bits = 1 to configure the associated GPIO as an output. The GPIO is driven to the logic value of the associated DIO bit.
04	0	DIR1	
05	0	DIR2	
06	0	DIR3	
07	0	—	

Control 5 Register (Read/Write)

The CTRL5 register is an 8-bit read/write register. The byte written to the CTRL5 register determines the MAX11270's reset, data overflow, and calibration modes.

BIT	B07	B06	B05	B04	B03	B02	B01	B00
BIT NAME	CAL1	CAL0	—	—	NOSYSG	NOSYSO	NOSCG	NOSCO
DEFAULT	0	0	0	0	1	1	0	0

BIT	DEFAULT	LABEL	FUNCTION
00	0	NOSCO	No self-calibration offset bit. Set NOSCO = 1 to disable the use of the self-calibration offset value when computing the final offset and gain-corrected data value. Set NOSCO = 0 to enable the use of the self-calibration offset value when computing the final offset and gain-corrected data value.
01	0	NOSCG	No self-calibration gain bit. Set NOSCG = 1 to disable the use of the self-calibration gain value when computing the final offset and gain-corrected data value. Set NOSCG = 0 to enable the use of the self-calibration gain value when computing the final offset and gain-corrected data value.
02	1	NOSYSO	No system offset bit. Set NOSYSO = 1 to disable the use of the system offset value when computing the final offset and gain-corrected data value. Set NOSYSO = 0 to enable the use of the system offset value when computing the final offset-corrected data value.
03	1	NOSYSG	No system gain bit. Set NOSYSG = 1 to disable the use of the system gain value when computing the final offset and gain-corrected data value. Set NOSYSG = 0 to enable the use of the system gain value when computing the final gain-corrected data value.
04	0	—	Reserved
05	0	—	Reserved
06	0	CAL0	00 Perform Self Calibration 01 Perform System-Level Offset Calibration
07	0	CAL1	10 Perform System-Level Full-Scale Calibration 11 Reserved

Data Register (Read Only)

The data register is a 32-bit or 24-bit read-only register. Any attempt to write data to the data register has no effect. The data from this register is clocked out MSB first. The data register holds the conversion result. The result is stored in either two's complement or offset binary format, depending on the FORMAT bit in CTRL1 register.

The data format in unipolar mode is always offset binary. In bipolar mode, set the FORMAT bit = 1 for offset binary or FORMAT = 0 for two's complement. Any input exceeding the available input range is limited to the minimum or maximum data value. Attempts to read this register while data is being updated (4 system clocks before RDYB asserts low) will result in invalid data being read, see Figure 13. Note that the STATUS register RDERR bit is set when this condition is detected.

BIT	B31	B30	B29	B28	B27	B26	B25	B24	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B09	B08	B07	B06	B05	B04	B03	B02	B01	B00
DEFAULT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 10. ADC Output Code Data Format

CODE TRANSITION	ANALOG INPUT (AINP - AINN) (V)	DIGITAL OUTPUT CODE (Hex)			
		OFFSET BINARY		TWO'S COMPLEMENT	
		32-BIT	24-BIT	32-BIT	24-BIT
\geq FS	$\geq V_{REF}$	FFFFFFFF	FFFFFF	7FFFFFFF	7FFFFF
FS - 1 LSB	$V_{REF} \times (1 - (1/2^N - 1))$	FFFFFFFE	FFFFFE	7FFFFFFE	7FFFFE
Midscale + 1 LSB	$V_{REF}/2^N - 1$	80000001	800001	00000001	000001
Midscale	$V_{REF}/2^N$	80000000	800000	00000000	000000
Midscale - 1 LSB	$-V_{REF}/2^N - 1$	7FFFFFFF	7FFFFF	FFFFFFF	FFFFF
ZS + 1 LSB	$-V_{REF} \times (1 - (1/2^N - 1))$	00000001	000001	80000001	800001
\leq ZS	$\leq -V_{REF}$	00000000	000000	80000000	800000

N = number of data bits, 32 or 24.

$V_{REF} = V_{REFP} - V_{REFN}$.

Calibration

Two types of calibration are available: self-calibration and system calibration. Self-calibration is used to reduce the MAX11270 gain and offset errors during changing operating conditions such as supply voltages, ambient temperature, and time. System calibration is used to reduce the gain and offset of the entire signal path. This enables calibration of board level components and the integrated PGA. System calibration requires the MAX11270 inputs to be reconfigured for zero scale and full scale during calibration. See [Figure 9](#) for details of the calibration signal flow.

The on-chip calibration registers are enabled or disabled by programming the NOSYSG, NOSYSO, NOSCG, and NOSCO bits in the CTRL5 register. See [Table 6](#)

Self-Calibration

The self-calibration is an internal operation and does not disturb the analog inputs. Self-calibration is accomplished in two independent phases, offset and gain. The first phase disconnects the inputs to the modulator and shorts them together internally to develop a zero-scale signal. A conversion is then completed and the results are post-processed to generate an offset coefficient which cancels all internally generated offsets. The second phase connects the inputs to the reference to develop a full-scale signal. A conversion is then completed and the results are post-processed to generate a full-scale coefficient, which scales the converters full-scale analog range to the full-scale digital range.

The entire self-calibration sequence requires two independent conversions, one for offset and one for full scale.

The conversion rate is 50sps which provides the lowest noise and most accurate calibrations. The self-calibration operation excludes the PGA. A system-level calibration is available in order to calibrate the PGA signal path.

The calibration operations are controlled with the CAL bit in the command byte. Request a self-calibration by setting the CAL bit to 1, with the CTRL5:CAL[1:0] = 00. A self-calibration requires 200ms to complete, and both the SCOC and SCGC registers contain the values that correct the chip output for zero scale and full scale.

System Calibration

This mode is used when board level components and the integrated PGA calibration is desired. A system calibration requires the user to configure the input to the proper level for the calibration operation. The offset and full-scale system calibrations are performed using separate command bytes by configuring the CTRL5:CAL [1:0] bits. The system offset and system full scale require setting these CAL bits appropriately before issuing the calibration command byte.

Request a system zero-scale calibration by setting the CAL bit to 1 and the CTRL5:CAL[1:0] bit = 01 and connect a system zero-level signal to the input pins. The system zero calibration requires 100ms to complete, and the SOC register contains values that correct the chip zero scale.

Request a system full-scale calibration by setting the CAL bit to 1 and the CTRL5:CAL[1:0] = 10 and connect a system full-scale signal level to the input pins. The system full-scale calibration requires 100ms to complete, and the SGC register contains values that correct for the chip full-scale value.

A third level of calibration allows a write to the internal calibration registers through the SPI interface to achieve any digital offset or scaling with the following restrictions. The range of digital offset correction is $\pm V_{REF}/4$. The resolution of offset correction is 0.5 LSB. The range of digital gain correction is from 0.75 to 2. The resolution of gain is less than 1ppm.

SPI System Offset Calibration Register (SOC_SPI)

The system offset calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. The format is always in two's complement. This register temporarily holds the system offset calibration value from the user. This value gets copied into the SOC_ADC register. The value written to this register remains until it is overwritten. This value gets invalidated for calibration after a system-calibration operation is requested. Any attempt to write to this register during an active calibration operation will be ignored.

ADC System Offset Calibration Register (SOC_ADC)

This is 24-bit read only register. There are two ways this register value is updated. One way is if a system offset calibration operation is requested. Another way is if a user writes a value to SOC_SPI register, the value will then get copied into SOC_ADC from SOC_SPI.

The system offset calibration value is subtracted from each conversion result if NOSYSO = 0 in the CTRL5 register. The system offset calibration value is subtracted from the conversion result after self-calibration, but before system gain correction. It is also applied prior to the 1x or 2x scale factor associated with bipolar and unipolar modes. Attempts to read this register while data is being updated (4 system clocks before RDYB asserts low) will result in invalid data being read, see Figure 13. Note that the STATUS register RDERR bit is set when this condition is detected.

SPI System Gain Calibration Register (SGC_SPI)

The system gain calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. The format is unsigned binary. This register temporarily holds the system gain calibration value from the user. This value gets copied into the SGC_ADC register. The value written to this register remains until it is overwritten. This value gets invalidated for calibration after a system-calibration operation is requested. Any attempt to write to this register during an active calibration operation will be ignored.

ADC System Gain Calibration Register (SGC_ADC)

This is 24-bit read only register. There are two ways this register value is updated. One way is if a system gain calibration operation is requested. Another way is if a user writes a value to SGC_SPI register, the value will then get copied into SGC_ADC from SGC_SPI.

The system gain calibration value is used to scale the offset-corrected conversion result if NOSYSG = 0 in the CTRL5 register. The system gain calibration value scales the gain corrected result by up to 2x or can correct a gain error of approximately 50%. The amount of positive gain error that can be corrected is determined by modulator overload characteristics which may be as much as +125%. The gain will be corrected to within 1ppm. Attempts to read this register while data is being updated (4 system clocks before RDYB asserts low) will result in invalid data being read, see Figure 13. Note that the STATUS register RDERR bit is set when this condition is detected.

SPI Self-Cal Offset Calibration Register (SCOC_SPI)

The Self-Cal Offset register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. The format is always in two's complement format. This register temporarily holds the self-cal offset calibration value from the user. This value gets copied into the SCOC_ADC register. The value written to this register remains until it is overwritten. This value gets invalidated for calibration after a system-calibration operation is requested. Any attempt to write to this register during an active calibration operation will be ignored.

ADC Self-Cal Offset Calibration Register (SCOC_ADC)

This is a 24-bit read-only register. There are two ways this register value is updated. One way is if a self-cal operation is requested. Another way is if a user writes a value to SCOC_SPI register, the value will then get copied into SCOC_ADC from SCOC_SPI.

The self-cal offset value is subtracted from each conversion result if NOSCO = 0 in the CTRL5 register. The self-cal offset value is subtracted from the conversion result before the self-calibration gain correction and before the system offset and gain correction. It is also applied prior to the 2x scale factor associated with unipolar mode. Attempts to read this register while data is being updated (4 system clocks before RDYB asserts low) will result in invalid data being read, see Figure 13. Note that the STATUS register RDERR bit is set when this condition is detected.

SPI Self-Cal Gain Calibration Register (SCGC_SPI)

The self-cal gain calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. The format is unsigned binary. This register temporarily holds the self-cal gain calibration value from the user. This value gets copied into the SCGC_ADC register. The value written to this register remains until it is overwritten. This value gets invalidated for calibration after a system-calibration operation is requested. Any attempt to write to this register during an active calibration operation will be ignored.

ADC Self-Cal Gain Calibration Register (SCGC_ADC)

This is a 24-bit read only register. There are two ways this register value is updated. One way is if a self-cal operation is requested. Another way is if a user writes a value to SCGC_SPI register, the value will then get copied into SCGC_ADC from SCGC_SPI.

The self-cal gain calibration value is used to scale the self-cal offset corrected conversion result before the system offset and gain calibration values have been applied – provided NOSCG = 0 in the CTRL5 register. The self-cal gain calibration value scales the self-cal offset corrected conversion result by up to 2x or can correct a gain error of approximately 50%. The gain will be corrected to within 1ppm. Attempts to read this register while data is being updated (4 system clocks before RDYB asserts low) will result in invalid data being read, see Figure 13. Note that the STATUS register RDERR bit is set when this condition is detected.




Figure 9. Calibration Flow Diagram

GPIOs

The MAX11270 provides three general-purpose input/output ports that are programmable through the CTRL4 register. Set the DIR bits in the CTRL4 register to select the pins to be configured as inputs or outputs. All pins are inputs by default. When programmed as output, set the DIO bits in the CTRL4 register to set pin state to 0 or 1.

Conversion Synchronization Using SYNC Pin or SYNC_SPI Function

The SYNC pin can be used to synchronize the data conversions to external events. This can be done by either pulling the SYNC pin high or addressing the SYNC_SPI register in a SPI command byte. There are two methods available in the device to synchronize conversion results using external signals on the SYNC pin: continuous mode or pulse mode.

Continuous Mode

Continuous synchronization mode is used to detect if the current conversions are synchronized to a continuous synchronization pulse with a period greater than the data rate. This synchronization mode compares the number of device master clocks between the RDYB assertion to the rising edge of the SYNC pin. The relative edges should stay aligned within 1 master clock period of the initial SYNC pulse and remain within integer multiples of the data rate. If the rising edge of the SYNC pin occurs after an integer multiple of the data rate and is greater than plus or minus 1 master clock from the initial SYNC rising edge then the chip resets the conversion in progress, flushes the digital filter contents and starts a new conversion. The conversion reset process incurs the full digital filter latency before valid results are available.

See [Figure 10](#) for timing waveform relationships between the chip master clock and the SYNC pin. Due to startup delays, any SYNC pin assertions before the first RDYB assertion are ignored. The first SYNC pin assertion after a RDYB assertion establishes the relationship between the SYNC pin and the conversion ready, timed in master clock units. This relationship is defined as n, which constitutes the number of clocks that occur between the assertion of RDYB and the rising edge of the SYNC pin.




Figure 10. Synchronization Using Continuous Sync Mode Showing Relationship Between SYNC Pin and CLK Pin




Figure 11. Synchronization Using Pulse Sync Mode Showing Relationship Between SYNC, RDYB, and CLK Pins




Figure 12. Pin Configuration with MODBITS

Pulse Mode

Pulse or single event synchronization mode starts a new conversion upon the rising edge of the SYNC pin. When the SYNC pin is asserted the chip begins conversions using the speed settings from the previous convert command, if no previous convert command was issued prior to the SYNC pin asserting then the default conversion speed of 1ksps is used. Note that convert start and SYNC pin rising edge cannot be applied at the same time. Any activity on the SYNC pin is ignored until after the first RDYB assertion following a convert start. This is required due to convert start overhead which delays the first conversion result by 32 master clocks.

Modulator MODBITS Mode

The MODBITS mode bypasses the MAX11270's internal filters and outputs the real-time 5-bit modulator data to the DOUT and GPIO pins.

MODBITS mode is controlled by the MODBITS and ENMSYNC bits in the CTRL3 register.

Initializing MODBITS Mode

Set the CTRL3: MODBITS to 1 to enter the MODBITS mode and read the real-time modulator output data. After setting the control bits, a conversion command must be issued. This starts the modulator without running the rest of the digital logic needed for a full conversion. Setting CTRL3: ENMSYNC = 1 enables the modulator SYNC pulses to shift out onto GPIO3/MSYNC. The modulator mode can be run even if this bit is disabled. If ENMSYNC = 0, the SYNC pulses will not be shifted out on GPIO3/MSYNC.

Exiting MODBITS Mode

To go back to normal conversion mode, set MODBITS = 0. If MODBITS = 0, ENMSYNC is a don't care. After setting MODBITS = 0, issue a conversion command to activate the MAX11270 in normal data read mode.

MODBITS Mode Pin Configurations

The DOUT/MB0, GPIO3/MSYNC, and GPIO1/MB1 pins offer dual functionality, depending on whether MODBITS real-time modulator data mode or normal data output mode is selected.

DOUT/MB0

In MODBIT mode, the DOUT/MB0 outputs the real-time modulator data (MB0). When the ENMSYNC bit = 0, DOUT/MB0 outputs the first MSYNC pulse and shifts out the even bits of the modulator data (bit 4, bit 2, and bit 0). The first SYNC pulse (indicating valid modulator data) will be shifted out on the positive clock edge (referred to as clock edge 1) for initial synchronization. For all other data cycles, the clock edge 1 will output 0 on this pin (as well as 0 on GPIO1/MB1) indicating the end of a current data stream. On clock edge 2, 3, and 4 DOUT/MB0 shifts out the even data bits as described earlier.

GPIO3/MSYNC

When ENMSYNC = 1 in the MODBIT mode, GPIO3/MSYNC functions as the modulator sync (MSYNC) output. The SYNC pulse from the modulator is shifted out on the positive clock edge. When the sync signal shifts out on the GPIO3/MSYNC pin, the data is “00” on both the DOUT/MB0 and GPIO1/MB1 pins and marks the starting point of the next modulator data.

GPIO1/MB1

In MODBIT mode, the GPIO1/MB1 functions as a real-time modulator data output. On clock edge 1, GPIO1/MB1 always outputs 0 (irrespective of the state of ENMSYNC). On clock edge 2 and 3, this pin will shift out the odd bits of the modulator data (bit 3 and bit 1). GPIO1/MB1 is 0 on clock edge 3 as well.

RDYB/ICLK

When the MODBITS bit = 1, the internal system clock (running at 8.192MHz) is output on RDYB/ICLK. This enables aligning the data to the clock edge.

The description of the data shift described above is detailed in the [Figure 13](#). It shows both cases with ENMSYNC = 0 or 1 and the difference in the behavior of GPIO3/MSYNC and DOUT/MB0. RDYB and GPIO1/MB1 are unaffected by the ENMSYNC bit.

Table 11. MODBITS Mode Pins

NORMAL FUNCTION	MODBITS FUNCTION	DESCRIPTION
DOUT	MB0	ENMSYNC=0, output MSYNC first followed by even bits of modulator data. ENMSYNC=1, output even bits of modulator data only
GPIO1	MB1	Odd bits (bits 1 and 3) of modulator data
GPIO3	MSYNC	Shifts SYNC pulses from the modulator
RDYB	ICLK	Internal clock




Figure 13. Timing Diagram for MODBITS Mode

MAX11270

24-Bit, 10mW, 130dB SNR, 64ksps Delta-Sigma
ADC with Integrated PGA

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX11270EUG+	-40°C to +85°C	24 TSSOP

+Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 TSSOP	U24+2	21-0066	90-0118

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/14	Initial release	—
1	5/15	Corrected errors in data sheet, changed Reference Voltage range specification. Revised <i>Typical Operating Characteristics</i> , register tables and descriptions.	1, 6, 7, 9, 11–13, 16–18, 25, 30, 34, 37, 39, 40

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.