# Model Name: P370IVN03.1

Issue Date : 2020/04/16

(＊)Preliminary Specifications
()Final Specifications

Customer Signature	Date	AUO	Date
Approved By _____		Approval By PM Director CT WU _____	
Note		Reviewed By RD Director Young Yang _____	
		Reviewed By Project Leader Ming Yu WU _____	
		Prepared By PM Travis Huang _____	

Contents

Record of Revision

Version	Date	Page	Description
0.0	2020/04/16		First preliminary spec sheet release

1. General Description

   This specification applies to the 37.0 inch Color TFT-LCD Module P370IVN03.1. This LCD module has a TFT active matrix type liquid crystal panel 1,920x540 pixels, and diagonal size of 37.0 inch. This module supports 1,920x540 resolution display. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

   The P370IVN03.1 has been designed to apply the 10-bit 2 channel LVDS interface method. The main feature of P370IVN03.1 would be high brightness, high contrast, and wide viewing angle.

Special material applied into this model is:

1.   Advanced wide temperature LC(-40℃~110℃)

* General Information

| Items	Specification	Unit	Note
Active Screen Size	37.0	Inch	
Display Area	904.32(H) x 254.34(V)	mm	
Outline Dimension	923.30(H) x 277.1(V) x 10.65(D)	mm	1
Driver Element	a-Si TFT active matrix		
Display Colors	10 bit (8bit+FRC), 1073.7M	Colors	2
Number of Pixels	1,920x540	Pixel	
Pixel Pitch	0.47 (H) x 0.47(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Display Orientation	Landscape/Portrait Enable		
Surface Treatment	AG, Haze 28%		

Note:

   (1) D_{max}:30.05mm(Front bezel to Wall-mount); D_{min}:10.65mm (Front bezel to Bezel back)

   (2) 10/8 Bit Selectable

2. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C while panel is placed in the default position. The default position is T-con side as the top side of panel. The value specified is at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.

Parameter		Symbol	Values			Unit	Notes
			Min.	Typ.	Max		
Contrast Ratio		CR	3200	4000	--		1
Surface Luminance (White)		L_{WH}	1200	1500	--	cd/m^2	2
Luminance Variation		$\delta_{WHITE(9P)}$	--	--	1.33		3
Response Time (G to G)		Tγ	--	6.5	10	ms	4
Color Gamut		NTSC		72		%	
Color Coordinates							
	Red	R_X		0.650			
		R_Y		0.330			
	Green	G_X		0.310			
		G_Y	Typ.-0.03	0.610	Typ.+0.03		
	Blue	B_X		0.150			
		B_Y		0.060			
	White	W_X		0.280			
		W_Y		0.290			
Viewing Angle							5
	x axis, right(φ=0°)	θ_r	--	89	--	degree	
	x axis, left(φ=180°)	θ_l	--	89	--	degree	
	y axis, up(φ=90°)	θ_u	--	89	--	degree	
	y axis, down (φ=270°)	θ_d	--	89	--	degree	

Note:

1. Contrast Ratio (CR) is defined mathematically as:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance of } L_{on5}}{\text{Surface Luminance of } L_{off5}}$$

2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. When lamp current I_H = 11mA. L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.

3. The variation in surface luminance, δWHITE is defined (center of Screen) as:

   $\delta_{WHITE(9P)}$= Maximum(L_{on1}, L_{on2},…,L_{on9})/ Minimum(L_{on1}, L_{on2},…L_{on9})

4. Response time T_Y is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_v=60Hz to optimize.

   T_Y is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

Measured		Target				
Response Time		0%	25%	50%	75%	100%
Start	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG. 2 Luminance

FIG.3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright) " and "any level of gray(dark)".

FIG.4 Viewing Angle

3. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P370IVN03.1. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Outline Dimension	Horizontal (typ.)	923.3mm
	Vertical (typ.)	277.1mm
	Depth (min.)	10.65mm
Bezel Opening Area	Horizontal (typ.)	907.5mm
	Vertical (typ.)	257.5 mm
Active Display Area	Horizontal	904.32 mm
	Vertical	254.34 mm
Weight	4653(g)	

Placement suggestions:

1. Landscape Mode: The default placement is T-Con Side on the top side and the image is shown upright via viewing from the front.

Landscape (**Front view**)

2. Portrait Mode: The default placement is that T-Con side has to be placed on the right side via viewing from the front.

Portrait (**Front view**)

Front View

Back View (I)

Back View (II)

4. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 500hrs
2	Low temperature storage test	3	-20℃, 500hrs
3	High temperature operation test	3	50℃, 500hrs
4	Low temperature operation test	3	-5℃, 500hrs
5	Vibration test (non-operation)	3	Wave form: random Vibration level: 1.0G RMS Bandwidth: 10-300Hz, Duration: X, Y, Z 10min per axes X,Y,Z : Vertical
6	Shock test (non-operation)	3	Shock level: 50G (±X, ±Y, ±Z) Waveform: half since wave, 11ms Direction: ±X, ±Y, ±Z, One time each direction
7	Vibration test (With carton)	1 (PKG)	Random wave (1.04G RMS, 2-200Hz) 20mins per each X,Y,Z axes
8	Drop test (With carton)	1 (PKG)	Drop Height: 38.1cm, 1corner, 3edge, 6flats (ASTMD4169)

5.Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	-20	+60	[^{o}C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[^{o}C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		70	[^{o}C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39℃ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40℃ or less. At temperatures greater than 40℃, the wet bulb temperature must not exceed 39℃.

Note 3: Surface temperature is measured at 50℃ Dry condition

6. Electrical Specification

The P370IVN03.1 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second is employed for LED driver.

6.1.1 Electrical Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LCD							
Power Supply Input Voltage		V_{DD}	10.8	12	13.2	V_{DC}	
Power Supply Input Current		I_{DD}	--	0.48	0.57	A	1
Power Consumption		P_C	--	5.76	6.84	Watt	1
Inrush Current		I_{RUSH}	-	-	3	A	2
Permissible Ripple of Power Supply Input Voltage (for input power=12V)		V_{RP}	--	--	$V_{DD}*5\%$	$mV_{pk\text{-}pk}$	3
LVDS Interface	Input Differential Voltage	$|V_{ID}|$	200	400	600	mV_{DC}	4
	Differential Input High Threshold Voltage	V_{TH}	+100	--	+300	mV_{DC}	4
	Differential Input Low Threshold Voltage	V_{TL}	-300	--	-100	mV_{DC}	4
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS Interface	Input High Threshold Voltage	V_{IH} (High)	2.7	--	3.3	V_{DC}	7
	Input Low Threshold Voltage	V_{IL} (Low)	0	--	0.6	V_{DC}	
Backlight Power Consumption		P_{BL}	--	74.3		W	
Life Time(MTTF)			50000	70000		--	8

6.1.2 AC Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	--	Fclk +3%	MHz	9
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	--	200	KHz	9
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	-- --	0.4 0.5	ns	10

Note :

1. Test Condition:
   (1) V_{DD} = 12.0V
   (2) Fv = Type Timing, 60Hz
   (3) F_{CLK} = Max freq.
   (4) Temperature = 25 ℃
   (5) Test Pattern : White Pattern

2. Measurement condition : Rising time = 400us

3. Test Condition:
   (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
   (2) Under Max. Input current spec. condition.

4. V_{ICM} = 1.25V

5. Do not attach a conducting tape to lamp connecting wire. If the lamp wire attach to conducting tape, TFT-LCD Module have a low luminance and the inverter has abnormal action because leakage current occurs between lamp wire and conducting tape.

6. The relative humidity must not exceed 80% non-condensing at temperatures of 40℃ or less. At temperatures greater than 40℃, the wet bulb temperature must not exceed 39℃. When operate at high temperatures, the brightness of LED will drop and the life time of LED will be reduced.

7. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.

8. The lifetime (MTTF) is defined as the time which luminance of the LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = 25±2℃]

9. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures

$1/F_{SS}$

Fclk_ss(max)

Fclk

Fclk_ss(min)

10. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	**T=1/Fclk**
Input Data Position0	tRIP1	-|tRMG|	0	|tRMG|	ns	
Input Data Position1	tRIP0	T/7-|tRMG|	T/7	T/7+|tRMG|	ns	
Input Data Position2	tRIP6	2T/7-|tRMG|	2T/7	2T/7+|tRMG|	ns	
Input Data Position3	tRIP5	3T/7-|tRMG|	3T/7	3T/7+|tRMG|	ns	
Input Data Position4	tRIP4	4T/7-|tRMG|	4T/7	4T/7+|tRMG|	ns	
Input Data Position5	tRIP3	5T/7-|tRMG|	5T/7	5T/7+|tRMG|	ns	
Input Data Position6	tRIP2	6T/7-|tRMG|	6T/7	6T/7+|tRMG|	ns	

tRIP2

tRIP3

tRIP4

tRIP5

tRIP6

tRIP0

tRIP1

LVDS-Rx
Input Data

Rx3 Rx2 Rx1 Rx0 Rx6 Rx5 Rx4 Rx3 Rx2 Rx1 Rx0 Rx6

LVDS-Rx
Input Clock

$V_{diff} = 0V$

$1/Fclk=T$

6.2 Interface Connections

- LCD connector: FI-RTE51SZ-HF (JAE)
- Matching: FI-RE51HL

| PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	AUO Internal Use Only	26	N.C.	AUO Internal Use Only
2	N.C.	AUO Internal Use Only	27	N.C.	AUO Internal Use Only
3	N.C.	AUO Internal Use Only	28	CH2_0-	LVDS Channel 2, Signal 0-
4	N.C.	AUO Internal Use Only	29	CH2_0+	LVDS Channel 2, Signal 0+
5	BITSEL	LVDS 8/10 bit input selection Open / Low (GND): 8bits High(3.3V): 10bts	30	CH2_1-	LVDS Channel 2, Signal 1-
6	N.C.	N.C.	31	CH2_1+	LVDS Channel 2, Signal 1+
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-
8	N.C.	No connection	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	No connection	34	GND	Ground
10	N.C.	No connection	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	AUO Internal Use Only
18	GND	Ground	43	N.C.	No connection
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V_{DD}	Power Supply, +12V DC Regulated
24	CH1_4-	LVDS Channel 1, Signal 4-	49	V_{DD}	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V_{DD}	Power Supply, +12V DC Regulated
			51	V_{DD}	Power Supply, +12V DC Regulated

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

Note 1: All GND (ground) pins should be connected together and should also be connected to the LCD's metal frame.

Note 2: All V_{DD} (power input) pins should be connected together.

Note 3: All NC (no connection) pins should be open without voltage input.

LVDS Option = High/Open➔NS

	Previous Cycle			Current Cycle						Next Cycle		

Clock

CHx_0+ / CHx_0-	R1	R0	G0	R5	R4	R3	R2	R1	R0	G0
CHx_1+ / CHx_1-	G2	G1	B1	B0	G5	G4	G3	G2	G1	B1
CHx_2+ / CHx_2-	B3	B2	DE	NA	NA	B5	B4	B3	B2	DE
CHx_3+ / CHx_3-	R7	R6	NA	B7	B6	G7	G6	R7	R6	NA
CHx_4+ / CHx_4-	R9	R8	NA	B9	B8	G9	G8	R9	R8	NA

Note: x = 1, 2, 3, 4…

LVDS Option = Low➔JEIDA

	Previous Cycle			Current Cycle						Next Cycle		

Clock

CHx_0+ / CHx_0-	R5	R4	G4	R9	R8	R7	R6	R5	R4	G4
CHx_1+ / CHx_1-	G6	G5	B5	B4	G9	G8	G7	G6	G5	B5
CHx_2+ / CHx_2-	B7	B6	DE	NA	NA	B9	B8	B7	B6	DE
CHx_3+ / CHx_3-	R3	R2	NA	B3	B2	G3	G2	R3	R2	NA
CHx_4+ / CHx_4-	R1	R0	NA	B1	B0	G1	G0	R1	R0	NA

Note: x = 1, 2, 3, 4…

6.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Vertical Frequency Range (60Hz)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	560	585	940	Th
	Active	Tdisp (v)		540		Th
	Blanking	Tblk (v)	20	45	400	Th
Horizontal Section	Period	Th	1030	1282	1325	Tclk
	Active	Tdisp (h)		960		Tclk
	Blanking	Tblk (h)	70	322	365	Tclk
Clock	Frequency	Fclk=1/Tclk	42	45	48	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	33.6	35.1	36.6	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.

(3) If a period of DE "High" is less than 1920 DCLK or less than 540 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

6.4 Signal Timing Waveforms

6.5 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

Color		Input Color Data																															
		RED										GREEN										BLUE										
		MSB									LSB	MSB									LSB	MSB									LSB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
G	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
B	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

6.6 Power Sequence

◆ Power Sequence of LCD

Parameter	Values			Unit
	Min.	Type.	Max.	
t1	0.4	---	30	ms
t2	0.1	---	50	ms
t3	450	---	---	ms
t4	0 [*1]	---	---	ms
t5	0	---	---	ms
t6	---	---	--- [*2]	ms
t7	500	---	---	ms
t8	10	---	50	ms
t9	0	---	---	ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)

◆ **Power Sequence of backlight (LED)**

Dip condition

Parameter	Value			Units
	Min	**Typ**	**Max**	
T1	20	-	-	ms [*1]
T2	500	-	-	ms
T3	250	-	-	ms
T4	0	-	-	ms
T5	1	-	-	ms
T6	1	-	-	ms
T7	1			ms
T8	-	-	10	Ms

6.7 Backlight Specification

The backlight unit contains 96pcs LED.

6.7.1 Electrical specification

	Item	Symbol	Condition		Spec			Unit	Note
					Min	Typ	Max		
1	Input Voltage	VDDB	-		22.8	24	25.2	VDC	-
2	Input Current	I$_{DDB}$	VDDB=24V		--	3.1	3.55	ADC	1
3	Input Power	P$_{DDB}$	VDDB=24V		--	74.32	85	W	1
4	Inrush Current	I$_{RUSH}$	VDDB=24V		-	-	4.2	ADC	2
5	On/Off control voltage	V$_{BLON}$	ON	VDDB=24V	2	-	5	VDC	-
			OFF		0	-	0.8		-
6	On/Off control current	I$_{BLON}$	VDDB=24V		-	-	1.5	mA	-
7	External PWM Control Voltage	V_EPWM	MAX	VDDB=24V	2	-	3.3	VDC	-
			MIN	VDDB=24V	0	-	0.8		-
8	External PWM Control Current	I_EPWM	VDDB=24V		-	-	2	mADC	-
9	External PWM Duty ratio	D_EPWM	VDDB=24V		20	-	100	%	3
10	External PWM Frequency	F_EPWM	VDDB=24V		6000	6500	7000	Hz	-
11	DET status signal	DET	HI	VDDB=24V	Open Collector			VDC	-
			LO		0	-	0.8	VDC	-
12	Input Impedance	Rin	VDDB=24V		300			Kohm	-

Note 1 : Dimming ratio= 100% (MAX)（Ta=25±5℃, Turn on for 45minutes）
Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%) and at dimming ration = 100%
Note 3: Less than 20% dimming control is functional well and no backlight shutdown happened

6.7.2 Input Pin Assignment

LED driver board connector: S14B-PHA-SM3-TB(HF) (Maker: JST)

Matching: PHAR-14

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R>10K, VDD=3.3V)
12	VBLON	BLU On-Off control: BL On : High/Open (2V~5.5V); BL off : Low (0~0.8V/GND)
13	NC	NC
14	PDIM	External PWM (20%~100% Duty, open for 100%)

PWM Dimming Range:

(Note*) IF External PWM function includes 20% dimming ratio. Judge condition as below:
(1) Backlight module must be lighted ON normally.
(2) All protection function must work normally.
(3) Uniformity and flicker could NOT be guaranteed

7. International Standard

7.1 Safety

(1)   UL 60950-1, UL 60065; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.

(2)   IEC 60950-1 : 2001, IEC 60065:2001 ; Standard for Safety of International Electro technical Commission

(3)   EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electro technical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment


7.2 EMC

(1)   ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992

(2)   C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.

(3)   EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electro technical Standardization. (CENELEC), 1998

# 8. Packing

8-1 DEFINITION OF LABEL:

A. Panel Label:

XXXXXXXXXXXX-XXXX

Panel Unique ID

AUO Internal Use

XXXXXXXXXXXX-XXXX

XXXXXXXXXXXXXXXXX

AU Optronics

RoHS

XXXXX   **Model NO: P370IVN03.1**   **XXXXXX**

AUO Internal Use   **Week**   **Factory Location**

Manufactured XX/XX   **MADE IN XXXXX**

Year   **AUO Internal Use**

Green mark description

(1) For Pb Free Product, AUO will add ⊘Pb for identification.

(2) For RoHs compatible products, AUO will add RoHS for identification.

Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label: (TBD)

AU Optronics   **QTY : 6**   RoHS ⊘Pb

MODEL NO: P370IVN03.1

PART NO: 97.37P05.xxx

CUSTOMER NO:

CARTON NO:

Made in XXXXXX   *xxxxx－xxxxxxxxxx*

8-2 PACKING METHODS:

1pcs Module/ESD Bag

Module

6pcs Modules

Cushion top   Cushion set

Cushion down

" H " Tape

6pcs / 1 carton

8-3 Pallet and Shipment Information

	Item	Specification			Packing
		Qty.	Dimension	Weight (kg)	Remark
1	Packing Box	6pcs/box	1041(L)mm*380(W)mm*420(H)mm	31.8	
2	Pallet	1	1150(L)mm*1070(W)mm*132(H)mm	14	
3	Boxes per Pallet	3boxes/layer ; 6boxes/pallet			
4	Panels per Pallet	36pcs/pallet			
5	Pallet after packing	36pcs/pallet	1150(L)mm*1070(W)mm*972(H)mm	204.8	

9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1 MOUNTING PRECAUTIONS

(1) You must mount a module using holes arranged in four corners or four sides.

(2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.

(3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.

(4) You should adopt radiation structure to satisfy the temperature specification.

(5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.

(6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)

(7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.

(8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.

(9) Do not open the case because inside circuits do not have sufficient strength.

9-2 OPERATING PRECAUTIONS

(1) The device listed in the product specification sheets was designed and manufactured for PID application

(2) The spike noise causes the miss-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)

(3) Response time depends on the temperature. (In lower temperature, it becomes longer..)

(4) Brightness of LED depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.

(5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.

(6) When fixed patterns are displayed for a long time, remnant image is likely to occur.

(7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize

the interface.

9-3 Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

(1) Normal operating condition

1. Operating temperature: 0~40℃

2. Operating humidity: 10~90%

3. Display pattern: dynamic pattern (Real display).

Note) Long-term static display would cause image sticking.

(2) Operation usage to protect against image sticking due to long-term static display.

(1) Suitable operating time: 20 hours a day or less.

(* The moving picture can be allowed for 24 hours a day)

(2) Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.

(3) Periodically change background and character (image) color.

(4) Avoid combination of background and character with large different luminance.

(3) Periodically adopt one of the following actions after long time display.

A. Running the screen saver (motion picture or black pattern)

B. Power off the system for a while

(4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.

(5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc…, it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

9-4 Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

9-5 Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

9-6 Storage

When storing modules as spares for a long time, the following precautions are necessary.

(1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.

(2) The polarizer surface should not come in contact with any other object. It is recommended that they

be stored in the container in which they were shipped.

(3) Storage condition is guaranteed under packing conditions.

(4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

9-7 Handling Precautions for Protection Film

(1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.

(2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.

(3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

9-8 Dust Resistance

(1) AUO module dust test is conducted with marked holes (see figure1, marked with red circle) sealed to comply with JIS D0207

(2) Module users should design set with these holes used/sealed (if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet user's requirement.


Figure 1