



**P-Channel Logic Level Enhancement Mode Field Effect Transistor**
**Product Summary:**

$BV_{DSS}$	-30V
$R_{DS(on)}$ (MAX.)	52m $\Omega$
$I_D$	-4.3A



Pb-Free Lead Plating &amp; Halogen Free

**MARKING**  
5103S23

**ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$T_A = 25^\circ\text{C}$	$I_D$	-4.3	A
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	-20	
Power Dissipation	$T_A = 25^\circ\text{C}$	$P_D$	1.5	W
Operating Junction & Storage Temperature Range		$T_J, T_{stg}$	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Ambient	$R_{JJA}$		84	°C / W

**ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ , Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1		-3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -24V, V_{GS} = 0V$			-1	$\mu\text{A}$
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-4.3			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -4A$		40	52	$\text{m}\Omega$
		$V_{GS} = -4.5V, I_D = -3A$		48	90	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -1A$		10		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		700		pF
Output Capacitance	$C_{oss}$			120		
Reverse Transfer Capacitance	$C_{rss}$			75		
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = -15V, V_{GS} = -10V, I_D = -4A$		14		nC
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			3.1		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			3		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(on)}$	$V_{DS} = -15V, V_{GS} = -10V, R_{GS} = 3\Omega$		9		nS
Rise Time <sup>1,2</sup>	$t_r$			5		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(off)}$			28		
Fall Time <sup>1,2</sup>	$t_f$			13.5		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_c = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				4.3	A
Pulsed Current <sup>3</sup>	$I_{SM}$				-12	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			-1.2	V

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production


**TYPICAL CHARACTERISTICS**


Figure 1:Switching Test Circuit







Figure 2:Switching Waveforms


T<sub>j</sub>-Junction Temperature(°C)  
Figure 3 Power Dissipation

T<sub>j</sub>-Junction Temperature(°C)  
Figure 4 Drain Current


-Vds Drain-Source Voltage (V)

Figure 5 Output Characteristics



V<sub>GS</sub>=-4.5V  
-I<sub>D</sub>- Drain Current (A)

Figure 6 Drain-Source On-Resistance




Figure 7 Transfer Characteristics




Figure 8 Drain-Source On-Resistance




Figure 9  $R_{ds(on)}$  vs  $V_{GS}$




Figure 10 Capacitance vs  $V_{DS}$




Figure 11 Gate Charge




Figure 12 Source-Drain Diode Forward




Figure 13 Safe Operation Area




Figure 14 Normalized Maximum Transient Thermal Impedance