

# Model Name: P850QVN02.3

Issue Date: 2020/03/20

(\*)Preliminary Specifications

( )Final Specifications

Customer Signature	Date	AUO	Date
Approved By	70200	Approval By PM Director  CT Wu	Wu
Note	NETRON 20200	Reviewed By RD Director  Young Yang  Reviewed By Project Leader  Horis Wang	書新
	200	Prepared By PM  Ching YC Huang  Ching	YC Huang



## Contents

1.	General Description	4
2.	Absolute Maximum Ratings	
3.	Optical Specification	7
4.	Interface Specification	10
4.1	Input power	10
4.2	Input Connection	11
4.3	Input Data Format	14
	4.3.1 V by one color data mapping	14
	4.3.2 Color Input Data Reference	15
5.	Signal Timing Specification	16
5.1	Input Timing	16
5.1.	1 Timing table	16
5.2	Input interface characteristics	18
5.2.	1 V by one spec	18
5.3	Power Sequence for LCD	21
6.	Backlight Specification	22
6.1	Electrical specification	22
6.2	Input Pin Assignment	23
6.3	Power Sequence for Backlight	25
7.	Mechanical Characteristics	26
8.	Reliability Test Items	30
9.	International Standard	31
9.1	Safety	31
9.2	EMC	
10.	Packing	32
10.	1 Definition of Label	32
10.2	Packing Methods	33
10.3	Pallet and Shipment Information	34
11.	Precautions	35
11.1	I. Mounting Precautions	35
11.2	2. Operating Precautions	35
11.3	B. Operating Condition for Public Information Display	36
11.4		
11.5	-	
11.6		
11.7		
11.8	3. Dust Resistance	٥
12.	Appendix: Content Format	. 0



## **Record of Revision**

Version	Date	Page	Description
0.0	2019/09/04	All	First Version Released
0.1	2020/03/10	30~32	Mechanical Characteristics Front & Back View
		33	Reliability test Packing Drop height: 20.0cm
		35~37	10.1~10.3 Packing Method 5→4 q'ty/carton
		41	Dust Resistance Drawing
	60	1	
			Yla-
			rial Constitution
			edens 10s
			Course Skussil
			10 7 10 18:5
			P 20 21:
			WE 1 - 0100
		~(1	11, 203,00
	4.0	N S	
			301
			ishti, Use
			mail mail
			10 Co 110 Co 151
			40 - 20 - 21:12
			TETT 108
			14.
		,51	72
	FC	1	
			tia, 156
			ege. al



## 1. General Description

This specification applies to the 85 inch Color TFT-LCD Module P850QVN02.3. This LCD module has a TFT active matrix type liquid crystal panel 3840 x 2160 pixels, and diagonal size of 85 inch. This module supports 3840 x 2160 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

P850QVN02.3 has been designed to apply the he 10-bit 8 Lanes V-by-1 interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

#### \* General Information

Items	Specification	Unit	Note
Active Screen Size	85	inch	
Display Area	1872.0(H) x 1053.0(V)	mm	
Outline Dimension	1910.8(H) x 1091.2(V) x 50.15(D)	mm	D: front bezel to TCOM cover
Bezel Opening	1876(H) x 1057(V)	mm	
Bezel Width	Fill in Bezel Width	mm	U/D/L/R(17.4/17.4/17.4/17.4)
Front Bezel Surface finish	Black Aluminum		
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit + FRC (1.07 billion)	Colors	8 bit/10 bit selectable
Number of Pixels	3840x2160	Pixel	Oull
Pixel Pitch	0.4875 (H) x 0.4875 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black	61	
Surface Treatment	Anti-Glare, 3H	•	Haze = 28%
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled		Note 2
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED Life	70K	hours	See Chapter 6.1 for details




Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.


#### Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

## Landscape (Front view)



## Portrait (Front view)





## 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V <sub>DD</sub>	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	0	+50	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2: Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50℃ Dry condition






## 3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of  $\phi$  and  $\theta$  equal to  $0^{\circ}$ .

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter		Cumbal		Values		l lait	Notes
		Symbol	Min.	Тур.	Max	Unit	
Contra	ast Ratio	CR	3200	4000			1
Surfac	e Luminance (White)	Lwh	560	700		cd/m <sup>2</sup>	2
Lumin	ance Variation	δwhite(9P)			1.33		3
Respo	nse Time (G to G)	Тү		8	16	ms	4
Color	Gamut	NTSC		72		%	6
Gamm	na	Gma	1.9	2.2	2.5		
Color	Coordinates		egen	10:			
	Red	R <sub>X</sub>	0,000	0.648			
		Ry	1100	0.335			
	Green	G <sub>X</sub>	2	0.292			
		GY	Tup 0.02	0.629	Tup +0.02		
	Blue	Bx	Typ0.03	0.151	Typ.+0.03		
	5,5	By		0.053			
	White	Wx		0.280			
		WY		0.290			
Viewir	g Angle						5
	x axis, right(φ=0°)	θr		89	e	degree	
	x axis, left(φ=180°)	θι	e-gen	89		degree	
	y axis, up(φ=90°)	$\theta_{u}$	O '* (	89		degree	
	y axis, down (φ=270°)	$\theta_{\sf d}$		89		degree	



Note:


1. Contrast Ratio (CR) is defined mathematically as:

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I<sub>F</sub> = typical value (without driver board), LED input VDDB =24V, I<sub>DDB</sub>. = Typical value (with driver board), L<sub>WH</sub>=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance,  $\delta$ WHITE is defined (center of Screen) as:  $\delta_{WHITE(9P)} = Maximum(L_{on1}, L_{on2},...,L_{on9}) / Minimum(L_{on1}, L_{on2},...L_{on9})$
- 4. Response time  $T_{\gamma}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Mea	asured	Target					
Response Time		0%	25%	50%	75%	100%	
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%	
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%	
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%	
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%	
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%		


Ty is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".






#### FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

### FIG.3 Viewing Angle



6. Add other forms of representation once customers request. If no request, please remove this note: ex: NTSC (CIE 1976); SRGB; DCI-P3, Rec 2020....



## 4. Interface Specification

## 4.1 Input power


The P850QVN02.3 module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item	ETR	Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	WW 200	$V_{DD}$	10.8	12	13.2	V	1
	Black pattern		-	0.9	1.1	Α	
Power Supply Input Current	White pattern	I <sub>DD</sub>	-	0.9	1.1	Α	
	H-strip pattern		-	2.5	2.9	А	2
	Black pattern		-	10.4	12.4	Watt	2
Power Consumption	White pattern	Pc	al-	10.9	13.0	Watt	
	H-strip pattern	chenc	-11	29.0	34.7	Watt	
Inrush Current	C 01	I <sub>RUSH</sub>	U.G.		6	Α	3


**Note1.** The ripple voltage should be fewer than 5% of VDD.

**Note2.** Test Condition:

- (1)  $V_{DD} = 12.0V$ , (2)  $F_{V} = 60Hz$ , (3)  $F_{C} = 74.25MHz$ , (4)  $T_{C} = 25 ^{\circ}C$
- (5) Power dissipation check pattern. (Only for power design)



**Note3.** Measurement condition: Rising time = 400us






## 4.2 Input Connection

■ LCD connector: JAE FI-RTE51SZ-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	$V_{DD}$	12Vin	10,11	26	LOCKN	Vx1 LOCK	
2	$V_{DD}$	12Vin	7/1/	27	GND	Ground	
3	$V_{DD}$	12Vin		28	RX0N	Vx1 lane 0	
4	$V_{DD}$	12Vin	100	29	RX0P	Vx1 lane 0	
5	$V_{DD}$	12Vin		30	GND	Ground	
6	$V_{DD}$	12Vin		31	RX1N	Vx1 lane 1	
7	$V_{DD}$	12Vin		32	Rx1P	Vx1 lane 1	
8	$V_{DD}$	12Vin		33	GND	Ground	
9	N.C.	No connection	2	34	RX2N	Vx1 lane 2	
10	GND	Ground		35	RX2P	Vx1 lane2	
11	GND	Ground	60	36	GND	Ground	
12	GND	Ground		37	RX3N	Vx1 lane 3	
13	GND	Ground		38	RX3P	Vx1 lane 3	
14	GND	Ground	- 0	39	GND	Ground	
15	N.C.	No Connection	100	40	RX4N	Vx1 lane 4	
16	N.C.	No Connection		41	RX4P	Vx1 lane 4	
17	N.C.	No Connection	2	42	GND	Ground	
18	N.C.	I2C Data	2	43	RX5N	Vx1 lane 5	
19	N.C.	I2C Clock	2	44	RX5P	Vx1 lane 5	
20	N.C.	Write Protection	2	45	GND	Ground	
21	N.C.	No Connection	2	46	RX6N	Vx1 lane 6	
22	N.C.	No Connection	2	47	RX6P	Vx1 lane 6	
23	N.C.	No Connection	2	48	GND	Ground	
24	GND	Ground	12	49	RX7N	Vx1 lane 7	
25	HTPDN	Vx1 HTPDN	.08	50	RX7P	Vx1 lane 7	
		AME	210.	51	GND	Ground	

Note1. Pin number start from the left side as the following figure.





Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).


Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	<b>V</b>
Input Low Threshold Voltage	VIL	0	7.	0.6	V

#### Note4. I2C Data and Clock


#### **I2C Data and Clock timing**

	Parameter	Symbol	Min.	Тур.	Max	Unit
	SCL clock frequency	fSCL	1150	-	350	kHz
	Clock Pulse Width Low	tLOW	1.85	-	-	us
	Clock Pulse Width High	tHIGH	0.4	-	-	us
	Clock Low to Data Output Valid	tAA	1.76	-	-	us
	Start Setup Time	tSTASU	0.6	-	-	us
I2C	Start Hold Time	tSTAHD	0.6	-	-	us
	Stop Setup Time	tSTOSU	0.6	-	-	us
	Data In Setup Time	tDSU	0.1	-	-	us
	Data In Hold Time	tDHD	0	-	-	us
	SCL/SDA Rise Time	tR	-	7.4	0.3	us
	SCL/SDA Fall Time	tF	-	$O_{I_{I_{I_{I_{I_{I_{I_{I_{I_{I_{I_{I_{I_$	0.3	us



Input equivalent impedance of SDA/SCL pin






#### Note5. Write Protection

#### **Mode selection**

WP	Note
L or OPEN	Protection
Н	Writable

#### Input equivalent impedance of WP pin





## 4.3 Input Data Format

## 4.3.1 V by one color data mapping

Mode	Packer	input & Unpacker output	30bpp RGB / YCbCr444 (10bit)
	P	D[0]	R/Cr[2]
		D[1]	R/Cr[3]
		D[2]	R/Cr[4]
	DutoO	D[3]	R/Cr[5]
	Byte0	D[4]	R/Cr[6]
		D[5]	R/Cr[7]
		D[6]	R/Cr[8]
		D[7]	R/Cr[9]
		D[8]	G/Y[2]
		D[9]	G/Y[3]
		D[10]	G/Y[4]
	Dutat	D[11]	G/Y[5]
	Byte1	D[12]	G/Y[6]
		D[13]	G/Y[7]
<u>e</u>		D[14]	G/Y[8]
JOE I		D[15]	G/Y[9]
4byte mode		D[16]	B/Cb[2]
4b		D[17]	B/Cb[3]
		D[18]	B/Cb[4]
	Dutan	D[19]	B/Cb[5]
	Byte2	D[20]	B/Cb[6]
		D[21]	B/Cb[7]
		D[22]	B/Cb[8]
		D[23]	B/Cb[9]
		D[24]	
		D[25]	
		D[26]	B/Cb[0]
	D. 4-0	D[27]	B/Cb[1]
	Byte3	D[28]	G/Y[0]
		D[29]	G/Y[1]
		D[30]	R/Cr[0]
		D[31]	R/Cr[1]



### 4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

#### COLOR DATA REFERENCE

		Input Color Data																													
	Color					RE	D								7	GRI	EEN	1								BL	UE				
	00101	MS	SB							L	SB	M	SB					U	L	LS	SB	MS	SB							L:	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	В6	B5	В4	ВЗ	B2	В1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R						Ð																									
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G													<u>F</u>																		
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



## 5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

### 5.1 Input Timing

## 5.1.1 Timing table

### **Timing Table (DE only Mode)**


Signal	Item	Symbol	Min.	Тур.	Max	Unit		
	Period	Tv	2200	2250	2715	Th		
Vertical Section	Active	Tdisp (v)		2160				
	Blanking	Tblk (v)	40	90	555	Th		
	Period	Th	530	550	600	Tclk		
Horizontal Section	Active	Tdisp (h)	1	480				
	Blanking	Tblk (h)	50	70	120	Tclk		
Clock	Frequency	Fclk=1/Tclk	66	74.25	77	MHz		
Vertical Frequency	Frequency	Fv	47	60	63	Hz		
Horizontal Frequency	Frequency	Fh	120	135	139.2	KHz		

#### Notes:

- (1) Display position is specific by the rise of DE signal only.
  Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 3840 DCLK or less than 2160 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



## 5.1.2 Signal Timing Waveform






## 5.2 Input interface characteristics

## 5.2.1 V by one spec

	Item	Symbol	Min.	Тур.	Max	Unit	Note
	VRXINP/N input each bit Period	T <sub>RRIP</sub> (UI)	310		379	ps	10bit 1
	Receiver Clock : Spread Spectrum  Modulation range	Fclk_ss	Fclk -0.5%	1	Fclk +0.5%	MHz	2
	Receiver Clock : Spread Spectrum  Modulation frequency	Fss		30		KHz	2
	CDR training pattern time	TLOCK	-	500		us	1
	Latency from LOCKN 'HIGH' to clock training pattern	normal L2			us	1	
	Latency from LOCKN 'LOW' to normal 8b10b data	L2		e 0 10	70	us	1
	CML Differential Input High Threshold	VRTH	+50			mV <sub>DC</sub>	
V-by-one	CML Differential Input Low Threshold	V <sub>RTL</sub>			-50	mV <sub>DC</sub>	
Interface	CML Common mode Bias Voltage	V <sub>RCT</sub>	0.8	0.9	1.0	Vdc	
	Intra-pair skew	TINTRA	-		0.3	UI	3
	Inter-pair skew	TINTER			5	UI	4
	Eo. 24WW 50500	A_X		0.25		UI	
	-1/W, 2050	A_Y		0		mV	
	5, 1	B_X		0.3		UI	
	Ło,	B_Y		50		mV	
		C_X		0.7		UI	
	Eye diagram at receiver	C_Y		50	<u> </u>	mV	5
	Lye diagram at receiver	D_X		0.75		UI	
		D_Y		0		mV	
		E_X		0.7		UI	
		E_Y		-50		mV	
	Co.	F_X	7	0.3		UI	
	.10 2	F_Y	8	-50		mV	


#### Note:

## 1. V-by-one Signal diagram







2. Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



#### 3. V-by-one Intra-pair Skew




#### 4. V-by-one Inter-pair Skew





#### 5. Eye diagram at receiver

#### **Eye Mask**




### **Example of Eye diagram**





### 5.3 Power Sequence for LCD



Parameter	151, 5		Unit	
Parameter	Min.	Type.	Max.	Offic
t1	0.4		30	ms
t2	40		00/19	ms
t3	640	7513	158	ms
t4	0*1		al	ms
t5	0	Co, rel	<u> </u>	ms
t6	,00	V 11	*2	ms
t7	1000 <sup>*3</sup>	60 -18 J		ms
t8	20 <sup>*4</sup>	2007	50	ms
t9	50			ms
t10	640			ms
t11	150			ms

Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) t7: When the power supply input voltage (VDD) is off, be sure to pull down the valid and the invalid data to 0V.
- (4) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible




## 6. Backlight Specification

### 6.1 Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note		
1	Power Supply Input Voltage	V	/DDB	08	22.8	24	25.2	V	-		
2	Power Supply Input Current	I <sub>DDB</sub>		I <sub>DDB</sub>		VDDB=24V		9.53	10.33	Α	1
3	Power Consumption	P <sub>DDB</sub>		P <sub>DDB</sub>		VDDB=24V		229	248	Watt	1
4	Inrush Current		Irush	VDDB=24V			28.92	Α	2		
5	Control signal voltage	V	Hi	VDDB=24V	2	<b>10</b> 1	5.5	V	-		
5	Control signal voltage	Vsignal	Low	VDDB=24V	0) 9	e_	0.8	V	3		
6	Control signal current		Signal	VDDB=24V	a	-	1.5	mA	-		
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	0	-	100	%	4		
8	External PWM Frequency	F	EPWM	VDDB=24V	120	-	960	Hz	4		
9	DET status signal	DET	HI	VDDB=24V	Оре	en Colle	ctor	V	5		
9	DET status signal	DEI	Lo	VDDB=24V	0	-	8.0	V	5		
10	Input Impedance	Rin		VDDB=24V	300			Kohm	-		
11	LED lifetime	L	TLED	-	70,000	-01	114	Hr	6		

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: Normal: 0~0.8V; Abnormal: Open collector

Note 6: The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = 25±2°C, for single LED only]



## **6.2 Input Pin Assignment**

The P850QVN02.3 module requires 2 power input (12-pin & 14-pin)

LED DB connector: CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	DET	BLU status detection:	1
12	VBLON	BLU On-Off control:	2,3
13	NC	NC	4
14	PDIM	External PWM	2, 5

LED DB connector: CI0112M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	NC	4
12	NC	NC NC	4



#### Note1. DET status

DET	BLU status			
0 ~ 0.8V	Normal			
Open collector	Abnormal			

Recommend pull high R > 10K ohm, pull high voltage VDD = 3.3V

Note2. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2	-	5.5	V
Input Low Threshold Voltage	VIL	0	-	0.8	V

#### Note3. VBLON


Mode selection

VBLON	Note				
H or OPEN	BL On				
L	BL Off				

Note4. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).

### Note5. PDIM

PWM Dimming range:





External PWM function dimming ratio 0%~100%, Judge condition as below:

- (1)Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3)Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%



## 6.3 Power Sequence for Backlight





Dip condition

Parameter	Min	Тур	Max	Units
T1	20	108	-	ms *1
T2	250	0010	-	ms
T3	200	)		ms
T4	0	-	-	ms
T5	0	1	-	ms
T6		-	1000	ms <sup>*2</sup>

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




## 7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P850QVN02.3 In addition the figures in the next page are detailed mechanical drawing of the LCD.

I1	tem	Dimension	Unit	Note				
	Horizontal	1910.8	mm					
Outline Dimension	Vertical	1091.2	mm					
	Depth (Dmin)	50.15	mm	Front bezel to				
				T-COM Cover				
	Depth (Dmax)	61.65	mm	Front Bezel to DB				
				Cover				
Weight	35.	5	Kg					
For SYMMETRO 108 L								




## **Front View**






## **Back View**









## 8. Reliability Test Items

	Test Item	Q'ty	Condition
Н	igh temperature storage test	3	60°С, 500hrs
L	ow temperature storage test	3	-20°C, 500hrs
Н	igh temperature operation test	3	50°С, 500hrs
L	ow temperature operation test	3	-10°С, 500hrs
5 V	ibration test (With carton)	1( PKG)	Random wave (1.04Grms 2~200Hz)  Duration: X,Y,Z 20min per axes
D	rop test (With carton)	1( PKG)	Height: 20.0 cm  Direction: Only bottom flat twice  (ASTMD4169-I)
	rop test (With carton)		



## 9. International Standard

#### 9.1 Safety

- rnal Use Only (1) UL 60950-1; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950-1; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

#### 9.2 EMC


- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), Eor Symmetry 1998




## 10. Packing

#### 10.1 Definition of Label

#### A. Panel Label:






#### **Green mark description**

- (1) For Pb Free Product, AUO will add (Pb) for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

#### **B. Carton Label:**





## 10.2 Packing Methods




放置於緩衝四個邊緣溝槽中



## 10.3 Pallet and Shipment Information

			Dooking Domosk		
	Item	Qty.	Dimension	Weight (kg)	Packing Remark
1	Packing Box	4pcs/box	2073(L)mm*560 (W)mm*1257(H)mm	165	Panel 35.5kg
2	Pallet	1	2150(L)mm*1180(W)mm*150(H)mm	51.6	
3	Boxes per Pallet	2 boxes/Pal			
4	Panels per Pallet	8 pcs/pallet(			
5	Pallet	8 (by Air)	2150(L)mm*1180(W)mm*1407 (H)mm	381.6(by Air)	
	after packing	8 (by Sea)	2150(L)mm*1180(W)mm*1407(H)mm	381.6 (by Sea)	





## 11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

#### 11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic



interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

#### 11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
  - A. Operating temperature: 0~50°C
  - B. Operating humidity: 10~90%
  - C. Display pattern: dynamic pattern (Real display).Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
  - A. Suitable operating time: under 24 hours a day
     (\* The moving picture can be allowed for 24 hours a day)
  - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
  - C. Periodically change background and character (image) color.
  - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
  - A. Running the screen saver (motion picture or black pattern)
  - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

#### 11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



#### 11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

#### 11.6. <u>Storage</u>

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

#### 11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

#### 11.8. Dust Resistance

- (1) AUO module dust test is conducted with marked holes (see Figure 1) sealed to comply with JIS D0207.
- (2) Module users should design set with these holes used/sealed (if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet users' requirement.

Hole K

4 PCS






Figure 1

Hole G

15 PCS

Hole L 2 PCS