





FOR MESSRS:		
ON DATE OF:		
APPROVED BY:		

BOLYMIN, INC.

5F, NO.38,Keya Road, Daya Township, Taichung County 42878, Taiwan, R.O.C. Web Site: http://www.bolymin.com.tw TEL:+886-4-25658689 FAX:+886-4-25658698



History of Version

Contents	Date	Note
NEW VERSION	2009/07/03	SPEC.
ADD INTERFACE INFORMATIOM	2008/12/15	
Modify Operating lift time Add contrast setting Modify seal color (white→black)	2011/11/9	
UPDATE Quality Assurance · Reliability ADD Precautions for Handling · Precautions for Electrical · Precautions for Storage	2012/08/21	NI
Modify Cover page	2012/10/17	
Modify Quality Assurance	2013/02/19	
	Modify Operating lift time Add contrast setting Modify seal color (white→black) UPDATE Quality Assurance · Reliability ADD Precautions for Handling · Precautions for Electrical · Precautions for Storage Modify Cover page	NEW VERSION ADD INTERFACE INFORMATIOM Modify Operating lift time Add contrast setting Modify seal color (white→black) UPDATE Quality Assurance Reliability ADD Precautions for Handling Precautions for Electrical Precautions for Storage Modify Cover page 2012/10/17



CONTENTS

- 1. Numbering System
- 2. General Specification
- 3. Absolute Maximum Rating
- 4. Electrical Characteristics
- 5. Optical Characteristics
- 6. Interface Pin Function
- 7. Power ON / OFF Sequence & Application Circuit Drawing
- 8. SSD1305 controller data
 - 9.1 Timing Characteristics
 - 9.2 Display Control Instruction
- 9. Quality Assurance
 - 10.1 Inspection conditions
 - 10.2 Inspection Parameters
 - **10.3 WARRANTY POLICY**
 - 10.4 MTBF
- 10. Reliability
- 11. Precautions for Handling
- 12. Precautions for Electrical
 - 13.1 Design using the settings in the specification
 - 13.2 Maximum Ratings
 - 13.3 Power on/off procedure
 - 13.4 Power savings
 - 13.5 Residual Image (Image Sticking)
- 13. Precautions for Storage



1. Numbering System

<u>B</u>			<u>K</u>	<u>E</u>	<u>R</u>	<u>N</u>	Ξ	<u>H</u>	<u>\$</u>
0	1	2	3	4	5	6	7	8	9

0	Brand	Bolymin	
1	Module Type	C= character type G= graphic type P= TAB/TCP type R=color STN	O= COG type F= COF type L=PLED/OLED
2	Format	2002=20 characters, 2 lines 12232= 122 x 32 dots	
3	Version No.	A type	
4	LCD Color	W=OLED/White G=STN/gray Y=STN/yellow-green C=color STN	B=blue F=FSTN T=TN
5	LCD Type	R=positive/reflective P=positive/transflective	M=positive/transmissive N=negative/transmissive
6	Backlight type/color	L=LED array/ yellow-green H=LED edge/white R=LED array/red G=LED edge/yellow-green F=RGB Q=LED edge/red A=LED edge/amber N=No backlight	D=LED edge/blue E=EL/white B=EL/blue C=CCFL/white Y=LED Bottom/yellow O=LED array/orange K=LED edge/green A=LED edge/amber
7	CGRAM Font (applied only on character type)	J=English/Japanese Font E=English/European Font G=Chinese(simple) F=Chinese(traditional)	C=English/Cyrillic Font H=English/Hebrew Font A=English/Arabic Font
8	View Angle/ Operating Temperature	B=Bottom/Normal Temperature H=Bottom/Wide Temperature U=Bottom/Ultra wide Temperature	T=Top/Normal Temperature W=Top/Wide Temperature C=9H/Normal Temperature E=Top/ultra wide temperature
9	Special Code	n=positive voltage for LCD \$:RoHS	



2. General Specification

(1) Mechanical Dimension

Item	Standard Value	Unit
Number of dots	128×64	dots
Module dimension (L*W*H)	70.9*111.61*2.01	mm
View area	63.41*32.69	mm
Active area	61.41*30.69	mm
Dot size	$0.45(W) \times 0.45(H)$	mm
Dot pitch	0.48(W)×0.48 (H)	mm

(2) Controller IC: SSD1305 Controller

(3) Temperature Range

Operating	-40 ~ +70°C
Storage	-40 ~ +85°C

3. Absolute Maximum Ratings

Item	Symbol	Condition	Min	Тур	Max	Unit
Operating Temperature	ТОР		-40	_	+70	$^{\circ}\!\mathbb{C}$
Storage Temperature	TST		-40	_	+85	$^{\circ}\! C$
Input Voltage (VDD)	VDD		-0.3	_	3.5	V
Supply Voltage (Vcc)	Vcc		8	_	16	V
Humidity	_		_	_	85	%
		120cd/m², 50%		40000(1)		Hrs
Operating lift time		checkerboard				
		100cd/m², 50%		48000(2)		Hrs
Operating lift time		checkerboard		48000(2)		1118
		80cd/m², 50%		60000(2)		Has
Operating lift time		checkerboard		60000(3)		Hrs

Note:(A) Under Vcc = 15VDC, $Ta = 25^{\circ}C$, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed

to less than 50% of the initial measured luminance.

(1) Setting of 120cd/m^2 : (2) Setting of 100 cd/m^2 : (3) Setting of 80 cd/m^2

- Contrast setting: 0xF0H - Contrast setting: 0xA7H - Contrast setting: 0x60H

- Frame rate : 105Hz - Frame rate : 105Hz - Frame rate : 105Hz

- Duty setting: 1/64 - Duty setting: 1/64 - Duty setting: 1/64



4. Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage For Logic	V_{DD} - V_{SS}	_	2.4	2.7	3.5	V
Supply Voltage For Panel	Vcc-Vss	_	14.5	15	15.5	V
Input High Vol	V_{IH}	_	$0.8V_{\mathrm{DD}}$	_	-	V
Input Low Vol	V_{IL}	_	0	_	$0.2V_{\mathrm{DD}}$	V
Output High Vol	V_{OH}	_	$0.9V_{DD}$	_	-	V
Output Low Vol.	V_{OL}	_	0	_	$0.1V_{\mathrm{DD}}$	V
Supply Current	I_{DD}	_	_	28	30	mA

5. Optical Characteristics

Item	Min.	Тур.	Max.	Unit
View Angle	160		_	deg
Dark Room contrast	2000:1		-	_
Response Time	_	10	_	us



6. Interface Pin Function Pin Description

		ı	
Pin No.	Symbol	Level	Description
1	Vcc		Positive OLED high voltage power supply
2	VCOMH		The COM voltage reference pin, this pin should be connected to ground through a capacitor
3	IREF		The current reference input pin, this pin should be connected to ground through a resistor.
4	DB7	H/L	Data bus line
5	DB6	H/L	Data bus line
6	DB5	H/L	Data bus line
7	DB4	H/L	Data bus line
8	DB3	H/L	Data bus line
9	DB2	H/L	Data bus line
10	DB1	H/L	Data bus line
11	DB0	H/L	Data bus line
12	E(RD)	H/L	Data read operation is initiated when it's pull low
13	R/W#	H/L	Data write operation is initiated when it's pull low
14	D/C#	H/L	This is data/command control pin, H: Data input ,L: Command input .
15	RES#	H/L	Hardware reset signal
16	CS#	H/L	Chip select pin. The driver IC will be selected When CS pin is active low.
17	BS2	H/L	Interface select pin
18	BS1	H/L	Interface select pin
19	Vdd	H/L	Voltage power supply for logic
20	NC		No connection
21	Vss		This is ground pin
22	Vss		This is ground pin



6.1 MCU Interface Selection

MCU Bus Interface Pin Selection

Pin Name	I ² C Interface	6800- parallel interface (8 bit)	8080- parallel interface (8 bit)	Serial interface
BS0	0	0	0	0
BS1	1	0	1	0
BS2	0	1	1	0

Note

- (1) 0 is connected to V_{SS}
 (2) 1 is connected to V_{DDIO}

MCU interface assignment under different bus interface mode

Pin Name Bus	Data/C	Oata/Command Interface C								Control Signal			
Interface	D 7	D6	D5	D4	D3	D2	D1	D 0	E	R/W #	CS#	D /C#	RES#
8-bit 8080				D[7:0]				RD#	WR#	CS#	D/C#	RES#
8-bit 6800		D[7:0]							Е	R/W#	CS#	D/C#	RES#
SPI	Tie LO	W				NC	SDIN	SCLK	Tie LO	W	CS#	D/C#	RES#
I ² C	Tie LO	W				SDA _{OUT}	SDA_{IN}	SCL	Tie LO	W		SA0	RES#




7. Power ON / OFF Sequence & Application Circuit

7.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON VDD.
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us(t1) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us(t2). Then Power ON Vcc.(1)
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms(taf).



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF Vcc. (1), (2)
- 3. Wait for toff. Power OFF VDD. (where Minimum toff=80ms, Typical toff=100ms)





Note:

- (1) Since an ESD protection circuit is connected between VDD and VCC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
- (2) VCC should be disabled when it is OFF.




7.2 Application circuit







8. Drawing






9. SSD1305 controller data

9.1 Timing Characteristics 8080 MPU Interface


 $(V_{DD}$ - V_{SS} = 2.4V to 3.5V, V_{DDIO} = V_{DD} , T_A = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
toH	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
tpwlr	Read Low Time	120	-	-	ns
tpwLw	Write Low Time	60	-	-	ns
tpWHR	Read High Time	60	-	-	ns
tpwHW	Write High Time	60	-	-	ns
t _R	Rise Time	-	-	40	ns
t _F	Fall Time	-	-	40	ns
t _{cs}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

8080-series parallel interface characteristics (Form 1)



8080-series parallel interface characteristics (Form 2)





9.2 Display Control Instruction

Command Table

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

	damenta #Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	00~0F	0	0	0	0	X ₃	X ₂	X ₁	X ₀	Set Lower Column Start Address for Page Addressing Mode	Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
0	10~1F	0	0	0	1	X ₃	X ₂	X ₁	X ₀	Set Higher Column Start Address for Page Addressing Mode	Set the higher nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.
0	20 A[1:0]	0 *	0 **	1 **	0 *	0 **	0 *	0 A ₁	0 A ₀	Set Memory Addressing Mode	A[1:0] = 00b, Horizontal Addressing Mode A[1:0] = 01b, Vertical Addressing Mode A[1:0] = 10b, Page Addressing Mode (RESET) A[1:0] = 11b, Invalid
0 0 0	21 A[7:0] B[7:0]	0 A ₇ B ₇	0 A ₆ B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	0 A ₁ B ₁	$egin{array}{c} 1 \ A_0 \ B_0 \end{array}$	Set Column Address	Setup column start and end address A[7:0] : Column start address, range : 0-131d, (RESET=0d) B[7:0]: Column end address, range : 0-131d, (RESET=131d)
0	22 A[2:0] B[2:0]	0 *	0 *	1 *	0 *	0 *	0 A ₂ B ₂	$\begin{array}{c c} 1\\ A_1\\ B_1 \end{array}$	0 A ₀ B ₀	Set Page Address	Setup page start and end address A[2:0]: Page start Address, range: 0-7d, (RESET = 0d) B[2:0]: Page end Address, range: 0-7d, (RESET = 7d)
0	40~7F	0	1	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	Set Display Start Line	Set display RAM display start line register from 0-63 using X ₅ X ₃ X ₂ X ₁ X ₀ . Display start line register is reset to 000000b during RESET.
0	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Contrast Control For BANK0	Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (RESET = 80h)
0	82 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Set Brightness For Area Color Banks	Double byte command to select 1 out of 256 brightness steps. Brightness increases as the value increases. (RESET = 80h)
0 0 0 0 0	91 X[5:0] A[5:0] B[5:0] C[5:0]	1 * * * *	0 * * * *	0 X ₅ A ₅ B ₅ C ₅	1 X ₄ A ₄ B ₄ C ₄	0 X ₃ A ₃ B ₃ C ₃	0 X ₂ A ₂ B ₂ C ₂	$0 \\ X_1 \\ A_1 \\ B_1 \\ C_1$	$egin{array}{c} 1 \\ X_0 \\ A_0 \\ B_0 \\ C_0 \end{array}$	Set Look Up Table (LUT)	Set current drive pulse width of BANK0, Color A, B and C. BANK0: $X[5:0] = 3163$; for pulse width set to $32 \sim 64$ clocks (RESET = 110001b) Color A: A[5:0] same as above (RESET = 111111b) Color B: B[5:0] same as above (RESET = 111111b) Color C: C[5:0] same as above (RESET = 111111b) Note (1) Color D pulse width is fixed at 64 clocks pulse.



	damenta					D2	Da	D.1	lo o		
D/C 0	# Hex 92	D7 1	D6	D5	D4 1	D3	D2	D1 1	D0	Command Set Bank Color of	Description Set the bank color of BANK1~BANK16 to any one o
0	92 A[7:0]	A ₇	200	10-0	1 A ₄	7.00			A ₀		the 4 colors: A, B, C and D.
0 0	B[7:0]	B ₇	A_6 B_6	A ₅ B ₅	B ₄	\mathbf{A}_3 \mathbf{B}_3	\mathbf{A}_2 \mathbf{B}_2	A_1 B_1	\mathbf{B}_0		une 4 colors : A, B, C and D .
0	C[7:0]	C_7	C_6	C ₅	C_4	C_3	C_2	C_1	C_0	(Tridle)	A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C or
0	D[7:0]	\mathbf{D}_7	D_6	D_5	D_4	D_3	D_2	\mathbf{D}_1	\mathbf{D}_0		D of BANK1
U	D[7.0]	ם י	D ₆	D ₅	124	<i>D</i> 3	D ₂	D ₁	ם סם		A[3:2]: 00b, 01b, 10b, or 11b for Color = A, B, C or D of BANK2
											:
											: D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or I
											of BANK15 D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or I
											of BANK16
0	93	1	0	0	1	0	0	1	1	Set Bank Color of	Set the bank color of BANK17~BANK32 to any one
0 0	A[7:0] B[7:0]	A ₇ B ₇	$egin{array}{c} A_6 \ B_6 \end{array}$	A ₅ B ₅	A ₄ B ₄	A_3 B_3	A_2 B_2	A_1 B_1	A_0 B_0	BANK17~BANK32 (PAGE1)	of the 4 colors: A, B, C and D.
o	C[7:0]	C_7	C_6	C ₅	C_4	C_3	C_2	C_1	C_0		A[1:0]: 00b, 01b, 10b, or 11b for Color = A, B, C or
0	D[7:0]	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0		D of BANK17
											A[3:2]: 00b, 01b, 10b, or 1b1 for Color = A, B, C or D of BANK18
											\$ · · · · · · · · · · · · · · · · · · ·
											D[5:4]: 00b, 01b, 10b, or 11b for Color = A, B, C or I of BANK31
											D[7:6]: 00b, 01b, 10b, or 11b for Color = A, B, C or I
											of BANK32
0	A0/A1	1	0	1	0	0	0	0	X_0	Set Segment Re-map	X[0]=0b: column address 0 is mapped to SEG0
											(RESET) X[0]=1b: column address 131 is mapped to SEG0
											[X[0]] 10. Column address 151 is mapped to 51X00
0	A4/A5	1	0	1	0	0	1	0	X_0	Entire Display ON	X ₀ =0b: Resume to RAM content display (RESET)
~~		- 50					10-5			The control of the co	Output follows RAM content
											X ₀ =1b: Entire display ON
											Output ignores RAM content
0	A6/A7	1	0	1	0	0	1	1	X_0	Set Normal/Inverse	X[0]=0b: Normal display (RESET)
(E)	F	- (5)	- 22	177	-35	383	1950	(880)		Display	0 in RAM: OFF in display panel
										100 and 100 an	1 in RAM: ON in display panel
											X[0]=1b: inverse display
											0 in RAM: ON in display panel
											1 in RAM: OFF in display panel
0	A8	1	0	1	0	1	0	0	0	Set Multiplex Ratio	Set MUX ratio to N+1 MUX
0	A[5:0]	*	*	A_5	A_4	A_3	A ₂	A_1	A ₀	A SECTION OF THE SECT	N=A[5:0]: from 16MUX to 64MUX, RESET=
	0.77										111111b (i.e. 64MUX)
											A[5:0] from 0 to 14 are invalid entry.
0	AA	1	0	1	0	1	0	1	0	Reserved	Reserved
0	AB	1	0	1	0	1	0	1	1	Dim mode setting	A[3:0]: Reserved (set as 0000b)
0	A[3:0]	*	*	*	*	A_3	A_2	A_1	A ₀	803	B [7:0]: Set contrast for BANK0, valid range 0-255d,
0	B[7:0]	B_7	\mathbf{B}_{6}	\mathbf{B}_5	B_4	\mathbf{B}_3	B_2	B_1	B_0		please refer to command 81h
0	C[7:0]	C_7	C_6	C_5	C_4	C_3	C_2	C_1	C_0		C [7:0]: Set brightness for color bank, valid range 0-
								1			255d, please refer to command 82h



100000000000000000000000000000000000000	damenta	A 2000 MARK				n.			D 0	Ia .	
5-9-37 co. 5-6-5	230 () () () () () () ()	D 7	D6	1283000	A-200-00	D3	D2	D1	D0	Command	Description
0 0	AD A[7:0]	1	0 0	0	0	1 1	1	0	1 A ₀	Master Configuration	A[0]=0b, Select external V _{CC} supply (RESET) A[0]=1b, Select internal DC-DC voltage converter
											Note (1) Refer to Section 8.11 for DC-DC converter details (2) The DC-DC converter must be enabled by the following command: ADh; Master Configuration 8Fh; Enable internal DC-DC AFh or ACh; Display ON
)	AC AE	1	0	1	0	1	1	A ₁	A ₀	Set Display ON/OFF	ACh = Display ON in dim mode
	AF										AEh = Display OFF (sleep mode) (RESET) AFh = Display ON in normal mode
0	B0~B7	1	0	1	1	0	X ₂	X_1	X ₀	Set Page Start Address for Page Addressing Mode	Set GDDRAM Page Start Address (PAGE0~PAGE7) for Page Addressing Mode using X[2:0].
0	C0/C8	1	1	0	0	X ₃	0	0	0	Set COM Output Scan Direction	X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1] X[3]=1b: remapped mode. Scan from COM[N~1] to COM0
											Where N is the Multiplex ratio.
0 0	D3 A[5:0]	1	1 *	0 A ₅	1 A ₄	0 A ₃	0 A ₂	1 A ₁	1 A ₀	Set Display Offset	Set vertical shift by COM from 0~63. The value is reset to 00h after RESET.
0	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1 A ₀	Set Display Clock Divide Ratio/Oscillator Frequency	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1, RESET is 0000b (divide ratio = 1)
											A[7:4]: Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 0111b Range:0000b~1111b Frequency increases as setting value increases. Refer to section 10.1.23 for details.
0 0	D8	1 0	1 0	0 X ₅	1 X ₄	1 0	0 X ₂	0 0	0 X ₀	A	X[5:4]= 00b (RESET): monochrome mode X[5:4]= 11b Area Color enable X[2]=0b and X[0]=0b: Normal power mode(RESET)
											X[2]=1b and X[0]=1b: Set low power display mode
0 0	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Pre-charge Period	A[3:0]: Phase 1 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry
											A[7:4]: Phase 2 period of up to 15 DCLK clocks (RESET=2h); 0 is invalid entry



D/C#	#Hex	$\mathbf{D}7$	D6	D5	D4	$\mathbf{D3}$	D2	D1	$\mathbf{D0}$	Command	Description
0	DA	1	1	0	1	1	0	1	0	Set COM Pins	X[4]=0b, Sequential COM pin configuration
0		0	0	X ₅	X ₄	0	0	1	0	Hardware Configuration	X[4]=1b(RESET), Alternative COM pin configuration X[5]=0b(RESET), Disable COM Left/Right remap X[5]=1b, Enable COM Left/Right remap
											Please refer to Table 10-3 for details.
0 0	DB A[5:2]	1 0	1 0	0 A ₅	1 A ₄	1 A ₃	0 A ₂	1 0	1 0	Set V _{COMH} Deselect Level	A[5:2] Hex V _{COMH} deselect level
											0000b 00h ~ 0.43 x V _{CC}
											1101b 34h $\sim 0.77 \times V_{CC}$ (RESET)
											1111b 3Ch ~ 0.83 x V _{CC}
0	E0	1	1	1	0	0	0	0	0	Enter Read Modify Write	Enter the Read Modify Write mode.
											Details please refer to section 10.1.28.
0	E3	1	1	1	0	0	0	1	1	NOP	Command for no operation
0	EE	1	1	1	0	1	1	1	0	Exit Read Modify Write	Exit the Read Modify Write mode (Please refer to command E0h)



Grap	hic Accel	eratio	n Co	mma	nd T	able					35
	Hex					D 3	D2	D1	$\mathbf{D}0$	Command	Description
0 0 0 0 0 0	26/27 A[2:0] B[2:0] C[2:0] D[2:0]	0 ***	0 ***	1 ***	0 ***	0 * * * *	1 A ₂ B ₂ C ₂ D ₂	1 A ₁ B ₁ C ₁ D ₁	X ₀ A ₀ B ₀ C ₀ D ₀		X[0]=0, Right Horizontal Scroll
0 0 0 0 0 0 0	29/2A A[2:0] B[2:0] C[2:0] D[2:0] E[5:0]	0 ** ** ** **	0 * * * * * *	1 * * * E ₅	0 * * * E4	1 * * * E ₃	0 A ₂ B ₂ C ₂ D ₂ E ₂	X ₁ A ₁ B ₁ C ₁ D ₁ E ₁	X ₀ A ₀ B ₀ C ₀ D ₀ E ₀	Continuous Vertical and Horizontal Scroll Setup	$\begin{array}{c} X_1X_0 = 01b : \text{Vertical and Right Horizontal Scroll} \\ X_1X_0 = 10b : \text{Vertical and Left Horizontal Scroll} \\ A[2:0] : \text{Set number of column scroll offset} \\ 000b \text{ No horizontal scroll} \\ 001b \text{ Horizontal scroll by 1 column} \\ 010b \text{ Horizontal scroll by 2 columns} \\ 011b \text{ Horizontal scroll by 3 columns} \\ 100b \text{ Horizontal scroll by 4 columns} \\ 00ther values are invalid.} \\ B[2:0] : Define start page address \\ \hline{000b - PAGE0} & 011b - PAGE3 & 110b - PAGE6 \\ \hline{001b - PAGE1} & 100b - PAGE4 & 111b - PAGE7 \\ \hline{010b - PAGE2} & 101b - PAGE5 \\ \hline{C[2:0]} : \text{Set time interval between each scroll step in terms of frame frequency} \\ \hline{000b - 6 frames} & 100b - 3 frames \\ \hline{001b - 32 frames} & 101b - 4 frames \\ \hline{010b - 64 frames} & 110b - 2 frame \\ \hline{011b - 128 frames} & 111b - Invalid \\ \hline{D[2:0]} : Define end page address \\ \hline{000b - PAGE0} & 011b - PAGE3 & 110b - PAGE6 \\ \hline{001b - PAGE1} & 100b - PAGE4 & 111b - PAGE7 \\ \hline{010b - PAGE2} & 101b - PAGE5 \\ \hline{The value of D[2:0] must be larger or equal to B[2:0]} \\ E[5:0] : \text{Vertical scrolling offset} \\ e.g. E[5:0] = 01h \text{ refer to offset} = 1 \text{ row} \\ E[5:0] = 3\text{Fh refer to offset} = 63 \text{ rows} \\ \hline \end{array}$



	hic Acce Hex	D 7	D6	D5	D4	D3	D2	D1	$\mathbf{D}0$	Command	Description
)	2E	0	0	1	O	1	1	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h/29h/2Ah. Note (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.
)	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setucommands: 26h/27h/29h/2Ah with the following valisequences: Valid command sequence 1: 26h; 2Fh. Valid command sequence 2: 27h; 2Fh. Valid command sequence 3: 29h; 2Fh. Valid command sequence 4: 2Ah; 2Fh. For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command i.e. 2Ah in this case, will be executed. In other words setting in the last scrolling setup command overwrite the setting in the previous scrolling setup commands.
	A3 A[5:0] B[6:0]	1 sta sta	0 * B ₆	1 A ₅ B ₅	0 A ₄ B ₄	0 A ₃ B ₃	0 A ₂ B ₂	1 A ₁ B ₁	1 A ₀ B ₀	Set Vertical Scrol	II A[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET 0] B[6:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 64] Note (1) A[5:0]+B[6:0] <= MUX ratio (2) B[6:0] == MUX ratio (3) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[6:0] (3b) Set Display Start Line (X5X4X3X2X1X0 of 40h~7Fh) < B[6:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 64d MUX display A[5:0] = 0, B[6:0] = 64: whole area scrolls A[5:0] = 0, B[6:0] < 64: top area scrolls A[5:0] + B[6:0] < 64: central area scrolls A[5:0] + B[6:0] = 64: bottom area scrolls Please refer to Figure 10-14 for details.

Read Command Table

Bit Pattern	Command	Description
$D_7D_6D_5D_4D_3D_2D_1D_0$	Status Register Read	D[7]: Reserve D[6]: "1" for display OFF / "0" for display ON D[5]: Reserve D[4]: Reserve D[3]: Reserve D[2]: Reserve D[1]: Reserve D[0]: Reserve

Note
(1) Patterns other than those given in the Command Table are prohibited to enter the chip as a command; as unexpected



10 Quality Assurance

10.1 Inspection conditions

1. The inspection and meaurement are performed under the following conditions,

2. unless otherwise specified.

3. Temperature: 25±5°C4. Humidity: 50±10%R.H.

5. Distance between the panel and eyes of the inspector≥30cm

10.2 Inspection Parameters

Severity	Inspection Item	Defect	Remark			
		(1) Non-displaying				
	1. Panel	(2) Line defects				
	i. Failei	(3) Malfunction				
Major		(4) Glass cracked				
Defect	2. Film	(1) Film dimension out of	Can not be			
	2.1 11111	specification	assembled			
	3. Dimension	(1) Outline dimension out	/ /			
	O. Dirricholori	of specification	\			
		(1) Glass scratch	VIII			
	1. Panel	. Panel (2) Glass cutting NG				
		(3) Glass chip				
		Annogranos				
Minor	2. Polarizer	(2) Stains on surface	Appearance			
Defect		(3) Polarizer bubbles	defect			
	2. Diaplaying	(1) Dim spot ·	delect			
	3. Displaying	Bright spot \ dust				
	4. Film	(1) Damage				
	4. [1]	(2) Foreign material				



))
Description		Criterion			AQL
1. Glass scratch	Width (mm) W W≤0.03 0.03< W≤0.05 0.05< W	Length (mm) L Ignore L≦3	numbe piece permi Igno 3 Non	es tted ore	Minor
	beyond A.A.		Igno	ore	
2. Polarizer bubble	Size $ \begin{array}{c} \varphi \leq 0.2 \\ 0.2 < \varphi \leq 0.5 \\ 0.5 < \varphi \\ \text{beyond A.A.} \end{array} $	number pieces perr Ignor 2 0 Ignor	mitted e	/ R	Minor
3. Dimming spot \ Lighting spot \ Dust	average D ≤0.1 0.1 < D ≤0.15 0.15 < D ≤0.2 0.2 < D beyond A.A. D=(long diamete Pixel off is not allo	1 0 Ignor r + short diame	e e		Minor



10.3 WARRANTY POLICY

Bolymin . Will provide one-year warranty for the products only if under specification operating conditions.

If there are functional defects found during the period of warranty, the defective products would be replaced on a one-to-one basis.

Bolymin would not be responsible for any direct/indirect liabilities consequential to any parties.

10.4 MTBF

10.4.1 .MTBF based on specific test condition is 60K hours.


10.4.2 Test Condition:

10.4.2.1 Supply Voltage: Vcc=15V

10.4.2.2 Luminance: 80cd/m2

10.4.2.3 Operation temperature and humidity: 25 °C and 50%RH

10.4.2.4 Run-Patterns:



10.4.3 Test Criteria:

Luminace has decayed to less than 50% of the initial measured luminance.



11.Reliability

■Content of Reliability Test

NO.	Items.	Specification	Applicable Standard
1	High temp. (Non-operation)	85°C, 240hrs	
2	High temp. (Operation)	70°C, 120hrs	
3	Low temp. (Operation)	-40°C, 120hrs	
4	High temp. / High. humidity (Operation)	65°C, 90%RH, 120hrs	
5	Thermal shock(Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles.	
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	

Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1 & 4 & 5.

Criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: >50% of initial value.
- 4. Current consumption: within ±50% of initial value.

Reliability Test

Bolymin only guarantees the reliability of the panel under the test conditions and durations listed in the specification, and is not responsible for any test results that are conducted using more stringent conditions and/or with lengthened durations. Also, when the testing the panel in a chamber or oven, make sure they won't produce any condensation on the panel, especially on the electrical leads, before lighting on the panel to see if it passes the test. Also the panel should rest for about an hour at room temperature and pressure before the measurement, as indicated in the specification. Be aware that one should use fresh panel for each of the reliability test items listed in the specification, in other words, don't use the panels that were tested for subsequent tests.




12. Precautions for Handling


- 12.1 When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- 12.2 The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a height.
- 12.3 The OLED module is an electronic component and is subject to damage caused by Electro Static


Discharge (ESD) and hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Also, ground the tools being used for panel assembly and make sure the working environment is not too dry to cause ESD problems. (See the photos below).



12.4 Please do not bend the film near the substrate glass.(this could cause film peeling and COF damage) and the peeling strength about 600g/cm, the bending <20times and the bending radius :R>0.8mm











12.5 Avoid bending the film at IC bonding area.(>1.5mm)(this could damage the ILB bonding)



12.6 Use both thumbs to insert COF into the connector when assembling the panel. See the photo on the far right below for correct insertion of the film into the connector (one-handed insertion exerts uneven force on the film and could cause its breakage, photo on the left)



12.7 Do not wipe the pin of film with the dry or hard materials that will damage the surface. When cleaning the display surface, use soft cloth solvent and wipe gently (Recommend solvent: IPA, alcohol), and do not wipe the display with dry or hard materials that will damage the polarizer surface and do not use the solvent like: Water, Acetone, Aromatic



13. Precautions for Electrical

13.1. Design using the settings in the specification


It is extremely important to design and operate the panel using the settings listed in the specification. This includes voltage, current, frame rate, duty cycle... etc. Operation of the OLED outside the specified range in the specification should be entirely avoided to ensure proper operation of the OLED.

13.2. Maximum Ratings

To ensure proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

13.3 Power on/off procedure

Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, could cause OLED panel malfunctioning.



13.4 Power savings

To save power consumption of the OLED, one can use partial display or sleep mode when the panel is not fully activated. Also, if possible, make maximum use of black background to save power. The OLED is a self-luminous device, and a particular pixel cluster or image can be lit on via software control, so power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode.

The power consumption is almost in direct proportion to the brightness of the panel, and also



in direct proportion to the number of pixels lit on the panel, so the customer can save the power by the use of black background and Sleeping Mode. One benefit from using these design schemes is the extension of the OLED lifetime.

13.5 Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. The time when image sticking happens depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following three strategies to minimize image sticking

- 13.5.1Employ image scrolling or animation to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 13.5.2Minimize the use of all-pixels-on or full white background in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays
- 13.5.3If in the reliability test when a static logo is used, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns

14. Precautions for Storage

Although the storage conditions and guarantee period are indicated in the specification, it is advisable to store the packed cartons or packages at $23^{\circ}C \pm 5^{\circ}C$,55%±10%RH, Do not store the OLED module under direct sunlight or UV light and for best panel performance, unpack the cartons and start the production with the panels within one months after the reception of them.